Zenode.ai Logo
Beta
TVSOP (DGV)
Integrated Circuits (ICs)

SN74AHCT126DGVR

Active
Texas Instruments

4-CH, 4.5-V TO 5.5-V BUFFERS WITH TTL-COMPATIBLE CMOS INPUTS AND 3-STATE OUTPUTS

Deep-Dive with AI

Search across all available documentation for this part.

TVSOP (DGV)
Integrated Circuits (ICs)

SN74AHCT126DGVR

Active
Texas Instruments

4-CH, 4.5-V TO 5.5-V BUFFERS WITH TTL-COMPATIBLE CMOS INPUTS AND 3-STATE OUTPUTS

Technical Specifications

Parameters and characteristics for this part

SpecificationSN74AHCT126DGVR
Current - Output High, Low [custom]8 mA
Current - Output High, Low [custom]8 mA
Logic TypeBuffer, Non-Inverting
Mounting TypeSurface Mount
Number of Bits per Element1
Number of Elements4
Operating Temperature [Max]125 °C
Operating Temperature [Min]-40 °C
Output Type3-State
Package / Case14-TFSOP
Package / Case [x]4.4 mm, 0.173 in
Voltage - Supply [Max]5.5 V
Voltage - Supply [Min]4.5 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyCut Tape (CT) 1$ 0.47
10$ 0.39
25$ 0.35
100$ 0.26
250$ 0.24
500$ 0.20
1000$ 0.15
Digi-Reel® 1$ 0.47
10$ 0.39
25$ 0.35
100$ 0.26
250$ 0.24
500$ 0.20
1000$ 0.15
Tape & Reel (TR) 2000$ 0.13
6000$ 0.13
10000$ 0.12
50000$ 0.10
Texas InstrumentsLARGE T&R 1$ 0.28
100$ 0.19
250$ 0.15
1000$ 0.10

Description

General part information

SN74AHCT126-Q1 Series

The SN74AHCT126-Q1 device is a quadruple bus buffer gate featuring independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (OE) input is low. When OE is high, the respective gate passes the data from the A input to its Y output.

To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

The SN74AHCT126-Q1 device is a quadruple bus buffer gate featuring independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (OE) input is low. When OE is high, the respective gate passes the data from the A input to its Y output.