Zenode.ai Logo
Beta
SN74AC86D
Integrated Circuits (ICs)

SN74AHCT126DBR

Active
Texas Instruments

4-CH, 4.5-V TO 5.5-V BUFFERS WITH TTL-COMPATIBLE CMOS INPUTS AND 3-STATE OUTPUTS

Deep-Dive with AI

Search across all available documentation for this part.

SN74AC86D
Integrated Circuits (ICs)

SN74AHCT126DBR

Active
Texas Instruments

4-CH, 4.5-V TO 5.5-V BUFFERS WITH TTL-COMPATIBLE CMOS INPUTS AND 3-STATE OUTPUTS

Technical Specifications

Parameters and characteristics for this part

SpecificationSN74AHCT126DBR
Current - Output High, Low [custom]8 mA
Current - Output High, Low [custom]8 mA
Logic TypeBuffer, Non-Inverting
Mounting TypeSurface Mount
Number of Bits per Element1
Number of Elements4
Operating Temperature [Max]125 °C
Operating Temperature [Min]-40 °C
Output Type3-State
Package / Case5.3 mm
Package / Case14-SSOP
Package / Case0.209 "
Supplier Device Package14-SSOP
Voltage - Supply [Max]5.5 V
Voltage - Supply [Min]4.5 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyCut Tape (CT) 1$ 0.52
10$ 0.42
25$ 0.39
100$ 0.29
250$ 0.26
500$ 0.22
1000$ 0.16
Digi-Reel® 1$ 0.52
10$ 0.42
25$ 0.39
100$ 0.29
250$ 0.26
500$ 0.22
1000$ 0.16
Tape & Reel (TR) 2000$ 0.11
Texas InstrumentsLARGE T&R 1$ 0.28
100$ 0.19
250$ 0.15
1000$ 0.10

Description

General part information

SN74AHCT126-Q1 Series

The SN74AHCT126-Q1 device is a quadruple bus buffer gate featuring independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (OE) input is low. When OE is high, the respective gate passes the data from the A input to its Y output.

To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

The SN74AHCT126-Q1 device is a quadruple bus buffer gate featuring independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (OE) input is low. When OE is high, the respective gate passes the data from the A input to its Y output.