Zenode.ai Logo
Beta
Texas Instruments-SN74LV27ADBR Logic Gates NOR Gate 3-Element 3-IN CMOS 14-Pin SSOP T/R
Integrated Circuits (ICs)

SN74LV10ADBR

Obsolete
Texas Instruments

NAND GATE 3-ELEMENT 3-IN CMOS 14-PIN SSOP T/R

Deep-Dive with AI

Search across all available documentation for this part.

Texas Instruments-SN74LV27ADBR Logic Gates NOR Gate 3-Element 3-IN CMOS 14-Pin SSOP T/R
Integrated Circuits (ICs)

SN74LV10ADBR

Obsolete
Texas Instruments

NAND GATE 3-ELEMENT 3-IN CMOS 14-PIN SSOP T/R

Deep-Dive with AI

Technical Specifications

Parameters and characteristics for this part

SpecificationSN74LV10ADBR
Current - Output High, Low [custom]12 mA
Current - Output High, Low [custom]12 mA
Current - Quiescent (Max) [Max]20 µA
Input Logic Level - High1.5 V
Input Logic Level - Low0.5 V
Logic TypeNAND Gate
Max Propagation Delay @ V, Max CL7.9 ns
Mounting TypeSurface Mount
Number of Circuits3
Number of Inputs3
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Package / Case5.3 mm
Package / Case14-SSOP
Package / Case0.209 "
Supplier Device Package14-SSOP
Voltage - Supply [Max]5.5 V
Voltage - Supply [Min]2 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyBulk 2049$ 0.15

Description

General part information

SN74LV10A Series

These triple 3-input positive-NAND gates are designed for 2 V to 5.5 V VCCoperation. The SN74LV10A devices perform the Boolean function Y =A • B • Cin positive logic. These devices are fully specified for partial-power-down applications using Ioff. The Ioffcircuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

These triple 3-input positive-NAND gates are designed for 2 V to 5.5 V VCCoperation. The SN74LV10A devices perform the Boolean function Y =A • B • Cin positive logic. These devices are fully specified for partial-power-down applications using Ioff. The Ioffcircuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

Documents

Technical documentation and resources

No documents available