Zenode.ai Logo
Beta
TSSOP (PW)
Integrated Circuits (ICs)

SN74LV10APWR

Active
Texas Instruments

3-CH, 3-INPUT, 2-V TO 5.5-V NAND GATES

Deep-Dive with AI

Search across all available documentation for this part.

TSSOP (PW)
Integrated Circuits (ICs)

SN74LV10APWR

Active
Texas Instruments

3-CH, 3-INPUT, 2-V TO 5.5-V NAND GATES

Technical Specifications

Parameters and characteristics for this part

SpecificationSN74LV10APWR
Current - Output High, Low [custom]12 mA
Current - Output High, Low [custom]12 mA
Current - Quiescent (Max) [Max]20 µA
Input Logic Level - High1.5 V
Input Logic Level - Low0.5 V
Logic TypeNAND Gate
Max Propagation Delay @ V, Max CL7.9 ns
Mounting TypeSurface Mount
Number of Circuits3
Number of Inputs3
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Package / Case14-TSSOP
Package / Case [custom]0.173 "
Package / Case [custom]4.4 mm
Supplier Device Package14-TSSOP
Voltage - Supply [Max]5.5 V
Voltage - Supply [Min]2 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyCut Tape (CT) 1$ 0.40
10$ 0.33
25$ 0.30
100$ 0.22
250$ 0.20
500$ 0.17
1000$ 0.13
Digi-Reel® 1$ 0.40
10$ 0.33
25$ 0.30
100$ 0.22
250$ 0.20
500$ 0.17
1000$ 0.13
Tape & Reel (TR) 2000$ 0.09
4000$ 0.10
6000$ 0.10
10000$ 0.10
14000$ 0.10
20000$ 0.10
50000$ 0.09
100000$ 0.09
Texas InstrumentsLARGE T&R 1$ 0.18
100$ 0.12
250$ 0.09
1000$ 0.06

Description

General part information

SN74LV10A Series

These triple 3-input positive-NAND gates are designed for 2 V to 5.5 V VCCoperation. The SN74LV10A devices perform the Boolean function Y =A • B • Cin positive logic. These devices are fully specified for partial-power-down applications using Ioff. The Ioffcircuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

These triple 3-input positive-NAND gates are designed for 2 V to 5.5 V VCCoperation. The SN74LV10A devices perform the Boolean function Y =A • B • Cin positive logic. These devices are fully specified for partial-power-down applications using Ioff. The Ioffcircuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.