Integrated Circuits (ICs)

SN74HCT74PW

Obsolete

DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

Deep-Dive with AI

Search across all available documentation for this part.

DocumentsSNx4HCT74 Dual D-Type Positive-Edge-Triggered Flip-Flips With Clear and Preset datasheet (Rev. G)CMOS Power Consumption and CPD Calculation (Rev. B)+11

Integrated Circuits (ICs)

SN74HCT74PW

Obsolete

Texas Instruments

DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

Deep-Dive with AI

DocumentsSNx4HCT74 Dual D-Type Positive-Edge-Triggered Flip-Flips With Clear and Preset datasheet (Rev. G)CMOS Power Consumption and CPD Calculation (Rev. B)+11

Specifications Series Pricing Description Documents

Technical Specifications

Parameters and characteristics for this part

Specification	SN74HCT74PW

Clock Frequency	46 MHz
Current - Output High, Low [custom]	4 mA
Current - Output High, Low [custom]	4 mA
Current - Quiescent (Iq)	4 çA
Function	Reset, Set(Preset)
Input Capacitance	3 pF
Max Propagation Delay @ V, Max CL	25 ns
Mounting Type	Surface Mount
Number of Bits per Element	1
Number of Elements	2
Operating Temperature [Max]	85 °C
Operating Temperature [Min]	-40 °C
Output Type	Complementary
Package / Case	14-TSSOP
Package / Case [custom]	0.173 "
Package / Case [custom]	4.4 mm
Supplier Device Package	14-TSSOP
Trigger Type	Positive Edge
Type	D-Type
Voltage - Supply [Max]	5.5 V
Voltage - Supply [Min]	4.5 V

SN74HCT74 Series

High Speed CMOS Logic Dual Positive-Edge-Triggered D Flip-Flops with Set and Reset

Part	Input Capacitance	Operating Temperature [Max]	Operating Temperature [Min]	Type	Voltage - Supply [Min]	Voltage - Supply [Max]	Package / Case	Package / Case [y]	Package / Case [x]	Trigger Type	Current - Quiescent (Iq)	Current - Output High, Low [custom]	Current - Output High, Low [custom]	Number of Elements	Output Type	Number of Bits per Element	Clock Frequency	Max Propagation Delay @ V, Max CL	Mounting Type	Function	Operating Temperature [Max]	Operating Temperature [Min]	Supplier Device Package	Package / Case [custom]	Package / Case [custom]	Package / Case	Package / Case
Texas Instruments SN74HCT74N	3 pF	85 °C	-40 °C	D-Type	4.5 V	5.5 V	14-DIP	7.62 mm	0.3 "	Positive Edge	4 çA	4 mA	4 mA	2	Complementary	1	46 MHz	25 ns	Through Hole	Reset Set(Preset)
Texas Instruments SN74HCT74DRE4	3 pF	85 °C	-40 °C	D-Type	4.5 V	5.5 V	14-SOIC	3.9 mm	0.154 in	Positive Edge	4 çA	4 mA	4 mA	2	Complementary	1	46 MHz	25 ns	Surface Mount	Reset Set(Preset)
Texas Instruments SN74HCT74DG4	3 pF	85 °C	-40 °C	D-Type	4.5 V	5.5 V	14-SOIC	3.9 mm	0.154 in	Positive Edge	4 çA	4 mA	4 mA	2	Complementary	1	46 MHz	25 ns	Surface Mount	Reset Set(Preset)
Texas Instruments CD74HCT74M	10 pF			D-Type	4.5 V	5.5 V	14-SOIC	3.9 mm	0.154 in	Positive Edge	4 çA	4 mA	4 mA	2	Complementary	1	50 MHz	35 ns	Surface Mount	Reset Set(Preset)	125 °C	-55 °C
Texas Instruments SN74HCT74NSR	3 pF	85 °C	-40 °C	D-Type	4.5 V	5.5 V	14-SOIC	5.3 mm	0.209 "	Positive Edge	4 çA	4 mA	4 mA	2	Complementary	1	46 MHz	25 ns	Surface Mount	Reset Set(Preset)			14-SO
Texas Instruments SN74HCT74DRG4	3 pF	85 °C	-40 °C	D-Type	4.5 V	5.5 V	14-SOIC	3.9 mm	0.154 in	Positive Edge	4 çA	4 mA	4 mA	2	Complementary	1	46 MHz	25 ns	Surface Mount	Reset Set(Preset)
Texas Instruments CD74HCT74E	10 pF			D-Type	4.5 V	5.5 V	14-DIP	7.62 mm	0.3 "	Positive Edge	4 çA	4 mA	4 mA	2	Complementary	1	50 MHz	35 ns	Through Hole	Reset Set(Preset)	125 °C	-55 °C
Texas Instruments SN74HCT74PW	3 pF	85 °C	-40 °C	D-Type	4.5 V	5.5 V	14-TSSOP			Positive Edge	4 çA	4 mA	4 mA	2	Complementary	1	46 MHz	25 ns	Surface Mount	Reset Set(Preset)			14-TSSOP	0.173 "	4.4 mm
Texas Instruments SN74HCT74DBR	3 pF	85 °C	-40 °C	D-Type	4.5 V	5.5 V	14-SSOP			Positive Edge	4 çA	4 mA	4 mA	2	Complementary	1	46 MHz	25 ns	Surface Mount	Reset Set(Preset)			14-SSOP			5.3 mm	0.209 "
Texas Instruments CD74HCT74M96	10 pF			D-Type	4.5 V	5.5 V	14-SOIC	3.9 mm	0.154 in	Positive Edge	4 çA	4 mA	4 mA	2	Complementary	1	50 MHz	35 ns	Surface Mount	Reset Set(Preset)	125 °C	-55 °C

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

Distributor	Package	Quantity	$

Digikey	Tube	1	$ 1.10
		10	$ 0.99
		90	$ 0.77
		270	$ 0.72
		540	$ 0.64
		1080	$ 0.50
Texas Instruments	TUBE	1	$ 0.82
		100	$ 0.63
		250	$ 0.46
		1000	$ 0.33

Description

General part information

SN74HCT74 Series

The ’HCT74 devices contain two independent D-type positive-edge-triggered flip-flops. A low level at the preset ( PRE) or clear ( CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time requirements are transferred to the outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of CLK. Following the hold-time interval, data at the D input may be changed without affecting the levels at the outputs.

Documents

Technical documentation and resources

SNx4HCT74 Dual D-Type Positive-Edge-Triggered Flip-Flips With Clear and Preset datasheet (Rev. G)

Data sheet

SN74HCT74PW

Deep-Dive with AI

SN74HCT74PW

Deep-Dive with AI

Technical Specifications

SN74HCT74 Series

Pricing

Description

SN74HCT74 Series

Documents

SNx4HCT74 Dual D-Type Positive-Edge-Triggered Flip-Flips With Clear and Preset datasheet (Rev. G)

CMOS Power Consumption and CPD Calculation (Rev. B)

SN54/74HCT CMOS Logic Family Applications and Restrictions

Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc

Power-Up Behavior of Clocked Devices (Rev. B)

TI IBIS File Creation, Validation, and Distribution Processes

LOGIC Pocket Data Book (Rev. B)

Understanding and Interpreting Standard-Logic Data Sheets (Rev. C)

Designing With Logic (Rev. C)

Logic Guide (Rev. AB)

Signal Switch Data Book (Rev. A)

Semiconductor Packing Material Electrostatic Discharge (ESD) Protection

Implications of Slow or Floating CMOS Inputs (Rev. E)

SN74HCT74 Series