SN74HCT74N
ActiveDUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
Deep-Dive with AI
Search across all available documentation for this part.
SN74HCT74N
ActiveDUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
Technical Specifications
Parameters and characteristics for this part
| Specification | SN74HCT74N |
|---|---|
| Clock Frequency | 46 MHz |
| Current - Output High, Low [custom] | 4 mA |
| Current - Output High, Low [custom] | 4 mA |
| Current - Quiescent (Iq) | 4 çA |
| Function | Reset, Set(Preset) |
| Input Capacitance | 3 pF |
| Max Propagation Delay @ V, Max CL | 25 ns |
| Mounting Type | Through Hole |
| Number of Bits per Element | 1 |
| Number of Elements | 2 |
| Operating Temperature [Max] | 85 °C |
| Operating Temperature [Min] | -40 °C |
| Output Type | Complementary |
| Package / Case | 14-DIP |
| Package / Case [x] | 0.3 " |
| Package / Case [y] | 7.62 mm |
| Trigger Type | Positive Edge |
| Type | D-Type |
| Voltage - Supply [Max] | 5.5 V |
| Voltage - Supply [Min] | 4.5 V |
SN74HCT74 Series
High Speed CMOS Logic Dual Positive-Edge-Triggered D Flip-Flops with Set and Reset
| Part | Input Capacitance | Operating Temperature [Max] | Operating Temperature [Min] | Type | Voltage - Supply [Min] | Voltage - Supply [Max] | Package / Case | Package / Case [y] | Package / Case [x] | Trigger Type | Current - Quiescent (Iq) | Current - Output High, Low [custom] | Current - Output High, Low [custom] | Number of Elements | Output Type | Number of Bits per Element | Clock Frequency | Max Propagation Delay @ V, Max CL | Mounting Type | Function | Operating Temperature [Max] | Operating Temperature [Min] | Supplier Device Package | Package / Case [custom] | Package / Case [custom] | Package / Case | Package / Case |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
Texas Instruments | 3 pF | 85 °C | -40 °C | D-Type | 4.5 V | 5.5 V | 14-DIP | 7.62 mm | 0.3 " | Positive Edge | 4 çA | 4 mA | 4 mA | 2 | Complementary | 1 | 46 MHz | 25 ns | Through Hole | Reset Set(Preset) | |||||||
 Texas Instruments | 3 pF | 85 °C | -40 °C | D-Type | 4.5 V | 5.5 V | 14-SOIC | 3.9 mm | 0.154 in | Positive Edge | 4 çA | 4 mA | 4 mA | 2 | Complementary | 1 | 46 MHz | 25 ns | Surface Mount | Reset Set(Preset) | |||||||
 Texas Instruments | 3 pF | 85 °C | -40 °C | D-Type | 4.5 V | 5.5 V | 14-SOIC | 3.9 mm | 0.154 in | Positive Edge | 4 çA | 4 mA | 4 mA | 2 | Complementary | 1 | 46 MHz | 25 ns | Surface Mount | Reset Set(Preset) | |||||||
Texas Instruments | 10 pF | D-Type | 4.5 V | 5.5 V | 14-SOIC | 3.9 mm | 0.154 in | Positive Edge | 4 çA | 4 mA | 4 mA | 2 | Complementary | 1 | 50 MHz | 35 ns | Surface Mount | Reset Set(Preset) | 125 °C | -55 °C | |||||||
 Texas Instruments | 3 pF | 85 °C | -40 °C | D-Type | 4.5 V | 5.5 V | 14-SOIC | 5.3 mm | 0.209 " | Positive Edge | 4 çA | 4 mA | 4 mA | 2 | Complementary | 1 | 46 MHz | 25 ns | Surface Mount | Reset Set(Preset) | 14-SO | ||||||
Texas Instruments | 3 pF | 85 °C | -40 °C | D-Type | 4.5 V | 5.5 V | 14-SOIC | 3.9 mm | 0.154 in | Positive Edge | 4 çA | 4 mA | 4 mA | 2 | Complementary | 1 | 46 MHz | 25 ns | Surface Mount | Reset Set(Preset) | |||||||
 Texas Instruments | 10 pF | D-Type | 4.5 V | 5.5 V | 14-DIP | 7.62 mm | 0.3 " | Positive Edge | 4 çA | 4 mA | 4 mA | 2 | Complementary | 1 | 50 MHz | 35 ns | Through Hole | Reset Set(Preset) | 125 °C | -55 °C | |||||||
 Texas Instruments | 3 pF | 85 °C | -40 °C | D-Type | 4.5 V | 5.5 V | 14-TSSOP | Positive Edge | 4 çA | 4 mA | 4 mA | 2 | Complementary | 1 | 46 MHz | 25 ns | Surface Mount | Reset Set(Preset) | 14-TSSOP | 0.173 " | 4.4 mm | ||||||
 Texas Instruments | 3 pF | 85 °C | -40 °C | D-Type | 4.5 V | 5.5 V | 14-SSOP | Positive Edge | 4 çA | 4 mA | 4 mA | 2 | Complementary | 1 | 46 MHz | 25 ns | Surface Mount | Reset Set(Preset) | 14-SSOP | 5.3 mm | 0.209 " | ||||||
Texas Instruments | 10 pF | D-Type | 4.5 V | 5.5 V | 14-SOIC | 3.9 mm | 0.154 in | Positive Edge | 4 çA | 4 mA | 4 mA | 2 | Complementary | 1 | 50 MHz | 35 ns | Surface Mount | Reset Set(Preset) | 125 °C | -55 °C |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Tube | 1 | $ 0.64 | |
| 10 | $ 0.57 | |||
| 25 | $ 0.53 | |||
| 100 | $ 0.43 | |||
| 250 | $ 0.40 | |||
| 500 | $ 0.34 | |||
| 1000 | $ 0.27 | |||
| 2500 | $ 0.25 | |||
| 5000 | $ 0.23 | |||
| Newark | Each | 1 | $ 0.90 | |
| 10 | $ 0.83 | |||
| 100 | $ 0.75 | |||
| 500 | $ 0.70 | |||
| 1000 | $ 0.66 | |||
| 2500 | $ 0.62 | |||
| 10000 | $ 0.61 | |||
| Texas Instruments | TUBE | 1 | $ 0.55 | |
| 100 | $ 0.37 | |||
| 250 | $ 0.29 | |||
| 1000 | $ 0.19 | |||
Description
General part information
SN74HCT74 Series
The ’HCT74 devices contain two independent D-type positive-edge-triggered flip-flops. A low level at the preset ( PRE) or clear ( CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time requirements are transferred to the outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of CLK. Following the hold-time interval, data at the D input may be changed without affecting the levels at the outputs.
The ’HCT74 devices contain two independent D-type positive-edge-triggered flip-flops. A low level at the preset ( PRE) or clear ( CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time requirements are transferred to the outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of CLK. Following the hold-time interval, data at the D input may be changed without affecting the levels at the outputs.
Documents
Technical documentation and resources