Zenode.ai Logo
Beta
SOIC (D)
Integrated Circuits (ICs)

CD4521BMT

Obsolete
Texas Instruments

CMOS 24-STAGE FREQUENCY DIVIDER

Deep-Dive with AI

Search across all available documentation for this part.

SOIC (D)
Integrated Circuits (ICs)

CD4521BMT

Obsolete
Texas Instruments

CMOS 24-STAGE FREQUENCY DIVIDER

Technical Specifications

Parameters and characteristics for this part

SpecificationCD4521BMT
Count Rate13 MHz
Logic TypeDivide-by-2
Mounting TypeSurface Mount
Number of Bits per Element24
Number of Elements1
Operating Temperature [Max]125 °C
Operating Temperature [Min]-55 °C
Package / Case16-SOIC
Package / Case [x]0.154 in
Package / Case [y]3.9 mm
ResetAsynchronous
Supplier Device Package16-SOIC
Trigger TypeNegative Edge
Voltage - Supply [Max]18 V
Voltage - Supply [Min]3 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyCut Tape (CT) 1$ 1.28
10$ 1.14
25$ 1.08
100$ 0.89
Digi-Reel® 1$ 1.28
10$ 1.14
25$ 1.08
100$ 0.89
Tape & Reel (TR) 750$ 0.73
1250$ 0.58
2500$ 0.54
6250$ 0.51
12500$ 0.50
Texas InstrumentsSMALL T&R 1$ 0.95
100$ 0.73
250$ 0.54
1000$ 0.38

Description

General part information

CD4521B Series

CD4521B consists of an oscillator section and 24 ripple-carry binary counter stages. The oscillator configuration (using IN1) allows design of either RC or crystal oscillator circuits. IN1 should be tied either HIGH or LOW when not in use. A HIGH on the RESET causes the counter to go to the all-0’s state and disables the oscillator. The count is advanced on the negative transition of IN1 (and IN2). A time-saving test mode is described in the Functional Test Sequence Table and in Fig. 6.

The CD4521B types are supplied in 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

CD4521B consists of an oscillator section and 24 ripple-carry binary counter stages. The oscillator configuration (using IN1) allows design of either RC or crystal oscillator circuits. IN1 should be tied either HIGH or LOW when not in use. A HIGH on the RESET causes the counter to go to the all-0’s state and disables the oscillator. The count is advanced on the negative transition of IN1 (and IN2). A time-saving test mode is described in the Functional Test Sequence Table and in Fig. 6.