SN74LV595ADR
ActiveEIGHT-BIT SHIFT REGISTERS WITH 3-STATE OUTPUT REGISTERS
Deep-Dive with AI
Search across all available documentation for this part.
SN74LV595ADR
ActiveEIGHT-BIT SHIFT REGISTERS WITH 3-STATE OUTPUT REGISTERS
Technical Specifications
Parameters and characteristics for this part
| Specification | SN74LV595ADR |
|---|---|
| Function | Serial to Parallel, Serial |
| Logic Type | Shift Register |
| Mounting Type | Surface Mount |
| Number of Bits per Element | 8 |
| Number of Elements | 1 |
| Operating Temperature [Max] | 85 °C |
| Operating Temperature [Min] | -40 °C |
| Output Type | Tri-State |
| Package / Case | 16-SOIC |
| Package / Case [x] | 0.154 in |
| Package / Case [y] | 3.9 mm |
| Supplier Device Package | 16-SOIC |
| Voltage - Supply [Max] | 5.5 V |
| Voltage - Supply [Min] | 2 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Cut Tape (CT) | 1 | $ 0.85 | |
| 10 | $ 0.74 | |||
| 25 | $ 0.70 | |||
| 100 | $ 0.57 | |||
| 250 | $ 0.53 | |||
| 500 | $ 0.45 | |||
| 1000 | $ 0.36 | |||
| Digi-Reel® | 1 | $ 0.85 | ||
| 10 | $ 0.74 | |||
| 25 | $ 0.70 | |||
| 100 | $ 0.57 | |||
| 250 | $ 0.53 | |||
| 500 | $ 0.45 | |||
| 1000 | $ 0.36 | |||
| Tape & Reel (TR) | 2500 | $ 0.33 | ||
| 5000 | $ 0.30 | |||
| 12500 | $ 0.29 | |||
| 25000 | $ 0.28 | |||
| Newark | Each (Supplied on Cut Tape) | 1 | $ 1.28 | |
| 10 | $ 1.24 | |||
| 25 | $ 1.20 | |||
| 50 | $ 1.17 | |||
| 100 | $ 1.14 | |||
| 250 | $ 1.11 | |||
| 500 | $ 1.09 | |||
| Texas Instruments | LARGE T&R | 1 | $ 0.47 | |
| 100 | $ 0.32 | |||
| 250 | $ 0.25 | |||
| 1000 | $ 0.17 | |||
Description
General part information
SN74LV595A-Q1 Series
The SN74LV595A-Q1 contains an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. The storage register has parallel 3-state outputs. Separate clocks are provided for both the shift and storage register. The shift register has a direct overriding clear ( SRCLR) input, serial (SER) input, and a serial output for cascading. When the output-enable ( OE) input is high, all outputs except Q H’ are in the high-impedance state.
The device is fully specified for partial-power-down applications using I off. The I off circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.
The SN74LV595A-Q1 contains an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. The storage register has parallel 3-state outputs. Separate clocks are provided for both the shift and storage register. The shift register has a direct overriding clear ( SRCLR) input, serial (SER) input, and a serial output for cascading. When the output-enable ( OE) input is high, all outputs except Q H’ are in the high-impedance state.
