Zenode.ai Logo
Beta
16-SSOP
Integrated Circuits (ICs)

SN74LV595ADBRE4

Obsolete
Texas Instruments

IC 8BIT SHIFT REG 3ST-OUT 16SSOP

Deep-Dive with AI

Search across all available documentation for this part.

16-SSOP
Integrated Circuits (ICs)

SN74LV595ADBRE4

Obsolete
Texas Instruments

IC 8BIT SHIFT REG 3ST-OUT 16SSOP

Deep-Dive with AI

Technical Specifications

Parameters and characteristics for this part

SpecificationSN74LV595ADBRE4
FunctionSerial to Parallel, Serial
Logic TypeShift Register
Mounting TypeSurface Mount
Number of Bits per Element8
Number of Elements1
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Output TypeTri-State
Package / Case16-SSOP
Package / Case [custom]0.209 in
Package / Case [custom]5.3 mm
Supplier Device Package16-SSOP
Voltage - Supply [Max]5.5 V
Voltage - Supply [Min]2 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyTape & Reel (TR) 2000$ 0.35
6000$ 0.33
10000$ 0.32

Description

General part information

SN74LV595A-Q1 Series

The SN74LV595A-Q1 contains an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. The storage register has parallel 3-state outputs. Separate clocks are provided for both the shift and storage register. The shift register has a direct overriding clear ( SRCLR) input, serial (SER) input, and a serial output for cascading. When the output-enable ( OE) input is high, all outputs except Q H’ are in the high-impedance state.

The device is fully specified for partial-power-down applications using I off. The I off circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The SN74LV595A-Q1 contains an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. The storage register has parallel 3-state outputs. Separate clocks are provided for both the shift and storage register. The shift register has a direct overriding clear ( SRCLR) input, serial (SER) input, and a serial output for cascading. When the output-enable ( OE) input is high, all outputs except Q H’ are in the high-impedance state.

Documents

Technical documentation and resources

No documents available