Zenode.ai Logo
Beta
SOIC / 8
Integrated Circuits (ICs)

PL133-47SC-R

Active
Microchip Technology

PL133 SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8

Deep-Dive with AI

Search across all available documentation for this part.

SOIC / 8
Integrated Circuits (ICs)

PL133-47SC-R

Active
Microchip Technology

PL133 SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8

Technical Specifications

Parameters and characteristics for this part

SpecificationPL133-47SC-R
Differential - Input:OutputFalse
Frequency - Max [Max]150 MHz
InputLVCMOS
Mounting TypeSurface Mount
Number of Circuits1
Operating Temperature [Max]70 °C
Operating Temperature [Min]0 °C
OutputLVCMOS
Package / Case8-SOIC
Package / Case [x]0.154 in
Package / Case [y]3.9 mm
Ratio - Input:Output1:4
Supplier Device Package8-SOP
TypeFanout Buffer (Distribution)
Voltage - Supply [Max]3.63 V
Voltage - Supply [Min]2.25 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyTape & Reel (TR) 2500$ 2.05
Microchip DirectT/R 1$ 2.54
25$ 2.12
100$ 1.93
1000$ 1.86
5000$ 1.84
10000$ 1.82
NewarkEach (Supplied on Full Reel) 2500$ 1.99

Description

General part information

PL133-47 Series

The PL133-97 is an advanced fanout buffer design for high performance, low-power, small form factor applications. The PL133-97 accepts a reference clock input from DC to 150 MHz and provides 9 outputs of the same frequency.The PL133-97 is offered in a QFN-16L 3mm x 3mm package and it offers the best phase noise, additive jitter performance, and lowest power consumption of any comparable IC. The PL133-97 outputs can be disabled to a high impedance (tri-state) by pulling low the OE pin. When the OE pin is high, the outputs are enabled and follow the REF input signal. When the OE pin is left open, a pull-up resistor on the chip will default the OE pin to logic 1 so the outputs are enabled.