SN74LV573APWR
ActiveOCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
Deep-Dive with AI
Search across all available documentation for this part.
SN74LV573APWR
ActiveOCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
Technical Specifications
Parameters and characteristics for this part
| Specification | SN74LV573APWR |
|---|---|
| Circuit [custom] | 8 |
| Circuit [custom] | 8 |
| Current - Output High, Low [custom] | 16 mA |
| Current - Output High, Low [custom] | 16 mA |
| Delay Time - Propagation | 1 ns |
| Independent Circuits | 1 |
| Logic Type | D-Type Transparent Latch |
| Mounting Type | Surface Mount |
| Operating Temperature [Max] | 85 °C |
| Operating Temperature [Min] | -40 °C |
| Output Type | Tri-State |
| Package / Case | 20-TSSOP |
| Package / Case [x] | 0.173 in |
| Package / Case [y] | 4.4 mm |
| Supplier Device Package | 20-TSSOP |
| Voltage - Supply [Max] | 5.5 V |
| Voltage - Supply [Min] | 2 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Cut Tape (CT) | 1 | $ 0.53 | |
| 10 | $ 0.46 | |||
| 25 | $ 0.43 | |||
| 100 | $ 0.34 | |||
| 250 | $ 0.32 | |||
| 500 | $ 0.27 | |||
| 1000 | $ 0.21 | |||
| Digi-Reel® | 1 | $ 0.53 | ||
| 10 | $ 0.46 | |||
| 25 | $ 0.43 | |||
| 100 | $ 0.34 | |||
| 250 | $ 0.32 | |||
| 500 | $ 0.27 | |||
| 1000 | $ 0.21 | |||
| Tape & Reel (TR) | 2000 | $ 0.19 | ||
| 6000 | $ 0.18 | |||
| 10000 | $ 0.16 | |||
| 50000 | $ 0.15 | |||
| Texas Instruments | LARGE T&R | 1 | $ 0.26 | |
| 100 | $ 0.20 | |||
| 250 | $ 0.15 | |||
| 1000 | $ 0.11 | |||
Description
General part information
SN74LV573AT Series
The SN74LV573AT is an octal transparent D-type latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is low, the Q outputs are latched at the logic levels of the D inputs.
A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high or low) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.
To ensure the high-impedance state during power up or power down,OEshall be tied to VCCthrough a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
Documents
Technical documentation and resources
