Zenode.ai Logo
Beta
20-SSOP
Integrated Circuits (ICs)

SN74LV573ADBR

Active
Texas Instruments

OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

Deep-Dive with AI

Search across all available documentation for this part.

20-SSOP
Integrated Circuits (ICs)

SN74LV573ADBR

Active
Texas Instruments

OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

Technical Specifications

Parameters and characteristics for this part

SpecificationSN74LV573ADBR
Circuit [custom]8
Circuit [custom]8
Current - Output High, Low [custom]16 mA
Current - Output High, Low [custom]16 mA
Delay Time - Propagation1 ns
Independent Circuits1
Logic TypeD-Type Transparent Latch
Mounting TypeSurface Mount
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Output TypeTri-State
Package / Case20-SSOP
Supplier Device Package20-SSOP
Voltage - Supply [Max]5.5 V
Voltage - Supply [Min]2 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyCut Tape (CT) 1$ 1.73
10$ 1.09
25$ 0.93
100$ 0.74
250$ 0.65
500$ 0.59
1000$ 0.54
Digi-Reel® 1$ 1.73
10$ 1.09
25$ 0.93
100$ 0.74
250$ 0.65
500$ 0.59
1000$ 0.54
Tape & Reel (TR) 2000$ 0.50
4000$ 0.47
6000$ 0.46
10000$ 0.44
14000$ 0.43
20000$ 0.42
Texas InstrumentsLARGE T&R 1$ 0.87
100$ 0.67
250$ 0.49
1000$ 0.35

Description

General part information

SN74LV573AT Series

The SN74LV573AT is an octal transparent D-type latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is low, the Q outputs are latched at the logic levels of the D inputs.

A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high or low) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

To ensure the high-impedance state during power up or power down,OEshall be tied to VCCthrough a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.