Zenode.ai Logo
Beta
20 TSSOP
Integrated Circuits (ICs)

SN74LVTH273NSR

Active
Texas Instruments

IC FF D-TYPE SNGL 8BIT 20SO

Deep-Dive with AI

Search across all available documentation for this part.

DocumentsDatasheet
20 TSSOP
Integrated Circuits (ICs)

SN74LVTH273NSR

Active
Texas Instruments

IC FF D-TYPE SNGL 8BIT 20SO

Deep-Dive with AI

DocumentsDatasheet

Technical Specifications

Parameters and characteristics for this part

SpecificationSN74LVTH273NSR
Clock Frequency150 MHz
Current - Output High, Low [custom]64 mA
Current - Output High, Low [custom]32 mA
Current - Quiescent (Iq)190 çA
Input Capacitance4 pF
Max Propagation Delay @ V, Max CL4.9 ns
Mounting TypeSurface Mount
Number of Bits per Element8
Number of Elements1
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Output TypeNon-Inverted
Package / Case20-SOIC
Package / Case0.209 "
Package / Case5.3 mm
Supplier Device Package20-SO
Trigger TypePositive Edge
TypeD-Type
Voltage - Supply [Max]3.6 V
Voltage - Supply [Min]2.7 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyCut Tape (CT) 1$ 1.00
Digi-Reel® 1$ 1.00
Tape & Reel (TR) 2000$ 0.42
6000$ 0.40
10000$ 0.39

Description

General part information

SN74LVTH273-EP Series

These octal D-type flip-flops are designed specifically for low-voltage (3.3-V) VCCoperation, but with the capability to provide a TTL interface to a 5-V system environment.

The ’LVTH273 devices are positive-edge-triggered flip-flops with a direct-clear input. Information at the data (D) inputs meeting the setup-time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock (CLK) input is at either the high or low level, the D-input signal has no effect at the output.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

Documents

Technical documentation and resources