Specification	SN74LVC2G07DSFR

Current - Output High, Low [custom]	-
Current - Output High, Low [custom]	32 mA
Logic Type	Buffer, Non-Inverting
Mounting Type	Surface Mount
Number of Bits per Element	1
Number of Elements	2
Operating Temperature [Max]	125 °C
Operating Temperature [Min]	-40 °C
Output Type	Open Drain
Package / Case	6-XFDFN
Supplier Device Package	6-SON (1x1)
Voltage - Supply [Max]	5.5 V
Voltage - Supply [Min]	1.65 V

SN74LVC2G07-EP Series

Enhanced product 2-ch, 1.65-V to 5.5-V buffers with open-drain outputs

Part	Current - Output High, Low [custom]	Current - Output High, Low [custom]	Operating Temperature [Min]	Operating Temperature [Max]	Package / Case	Logic Type	Number of Elements	Supplier Device Package	Mounting Type	Number of Bits per Element	Voltage - Supply [Max]	Voltage - Supply [Min]	Output Type	Operating Temperature [Max]	Operating Temperature [Min]
Texas Instruments SN74LVC2G07DCKR-P	-	32 mA	-40 °C	125 °C	6-TSSOP SC-88 SOT-363	Buffer Non-Inverting	2	SC-70-6	Surface Mount	2	5.5 V	1.65 V	Open Drain
Texas Instruments SN74LVC2G07DCKT	-	32 mA	-40 °C	125 °C	6-TSSOP SC-88 SOT-363	Buffer Non-Inverting	2	SC-70-6	Surface Mount	1	5.5 V	1.65 V	Open Drain
Texas Instruments SN74LVC2G07YZPR	-	32 mA	-40 °C	125 °C	6-XFBGA DSBGA	Buffer Non-Inverting	2	6-DSBGA	Surface Mount	1	5.5 V	1.65 V	Open Drain
Texas Instruments SN74LVC2G07MDCKTEP	-	24 mA			6-TSSOP SC-88 SOT-363	Buffer Non-Inverting	2	SC-70-6	Surface Mount	1	5.5 V	1.65 V	Open Drain	125 °C	-55 °C
Texas Instruments SN74LVC2G07DRYR	-	32 mA	-40 °C	125 °C	6-UFDFN	Buffer Non-Inverting	2	6-SON (1.45x1)	Surface Mount	1	5.5 V	1.65 V	Open Drain
Texas Instruments SN74LVC2G07DSFR	-	32 mA	-40 °C	125 °C	6-XFDFN	Buffer Non-Inverting	2	6-SON (1x1)	Surface Mount	1	5.5 V	1.65 V	Open Drain
Texas Instruments SN74LVC2G07DCKR	-	32 mA	-40 °C	125 °C	6-TSSOP SC-88 SOT-363	Buffer Non-Inverting	2	SC-70-6	Surface Mount	1	5.5 V	1.65 V	Open Drain
Texas Instruments SN74LVC2G07DCKTG4	-	32 mA	-40 °C	125 °C	6-TSSOP SC-88 SOT-363	Buffer Non-Inverting	2	SC-70-6	Surface Mount	1	5.5 V	1.65 V	Open Drain
Texas Instruments SN74LVC2G07YEPR	-	32 mA	-40 °C	125 °C	6-XFBGA DSBGA	Buffer Non-Inverting	2	6-DSBGA	Surface Mount	1	5.5 V	1.65 V	Open Drain
Texas Instruments SN74LVC2G07DCKRG4	-	32 mA	-40 °C	125 °C	6-TSSOP SC-88 SOT-363	Buffer Non-Inverting	2	SC-70-6	Surface Mount	1	5.5 V	1.65 V	Open Drain

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

Distributor	Package	Quantity	$

Digikey	Cut Tape (CT)	1	$ 0.64
		10	$ 0.57
		25	$ 0.53
		100	$ 0.43
		250	$ 0.40
		500	$ 0.34
		1000	$ 0.27
		2500	$ 0.25
	Digi-Reel®	1	$ 0.64
		10	$ 0.57
		25	$ 0.53
		100	$ 0.43
		250	$ 0.40
		500	$ 0.34
		1000	$ 0.27
		2500	$ 0.25
	Tape & Reel (TR)	5000	$ 0.23
		10000	$ 0.22
		25000	$ 0.21
Texas Instruments	LARGE T&R	1	$ 0.34
		100	$ 0.23
		250	$ 0.18
		1000	$ 0.12

Description

General part information

SN74LVC2G07-EP Series

This dual buffer and driver is designed for 1.65-V to 5.5-V VCCoperation. The output of the SN74LVC2G07 device is open drain and can be connected to other open-drain outputs to implement active-low wired-OR or active-high wired-AND functions. The maximum sink current is 32 mA.

NanoFree package technology is a major breakthrough in IC packaging concepts, using the die as the package.

This device is fully specified for partial-power-down applications using Ioff. The Ioffcircuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

Documents

Technical documentation and resources

Datasheet

SN74LVC2G07DSFR

Deep-Dive with AI

SN74LVC2G07DSFR

Deep-Dive with AI

Technical Specifications

SN74LVC2G07-EP Series

Pricing

Description

SN74LVC2G07-EP Series

Documents

Datasheet

Design Summary for WCSP Little Logic (Rev. B)

Little Logic Guide 2018 (Rev. G)

Use of the CMOS Unbuffered Inverter in Oscillator Circuits

LOGIC Pocket Data Book (Rev. B)

How to Select Little Logic (Rev. A)

LVC and LV Low-Voltage CMOS Logic Data Book (Rev. B)

Texas Instruments Little Logic Application Report

Understanding and Interpreting Standard-Logic Data Sheets (Rev. C)

Logic Guide (Rev. AB)

TI IBIS File Creation, Validation, and Distribution Processes

Implications of Slow or Floating CMOS Inputs (Rev. E)

Signal Switch Data Book (Rev. A)

Selecting the Right Level Translation Solution (Rev. A)

Semiconductor Packing Material Electrostatic Discharge (ESD) Protection

SN74LVC2G07-EP Series