Specification	SN74ABT125DR

Current - Output High, Low [custom]	64 mA
Current - Output High, Low [custom]	32 mA
Logic Type	Buffer, Non-Inverting
Mounting Type	Surface Mount
Number of Bits per Element	1
Number of Elements	4
Operating Temperature [Max]	85 °C
Operating Temperature [Min]	-40 °C
Output Type	3-State
Package / Case	14-SOIC
Package / Case [x]	0.154 in
Package / Case [y]	3.9 mm
Voltage - Supply [Max]	5.5 V
Voltage - Supply [Min]	4.5 V

SN74ABT125Q-Q1 Series

Automotive 4-ch, 4.5-V to 5.5-V buffers with TTL-compatible CMOS inputs and 3-state outputs

Part	Package / Case	Number of Elements	Operating Temperature [Max]	Operating Temperature [Min]	Current - Output High, Low [custom]	Current - Output High, Low [custom]	Number of Bits per Element	Output Type	Mounting Type	Voltage - Supply [Min]	Voltage - Supply [Max]	Supplier Device Package	Logic Type	Package / Case [x]	Package / Case [y]	Package / Case [custom]	Package / Case [custom]	Grade	Qualification	Current - Output High, Low	Package / Case	Package / Case
Texas Instruments SN74ABT125RGYR	14-VFQFN Exposed Pad	4	85 °C	-40 °C	64 mA	32 mA	1	3-State	Surface Mount	4.5 V	5.5 V	14-VQFN (3.5x3.5)	Buffer Non-Inverting
Texas Instruments SN74ABT125DG4	14-SOIC	4	85 °C	-40 °C	64 mA	32 mA	1	3-State	Surface Mount	4.5 V	5.5 V		Buffer Non-Inverting	0.154 in	3.9 mm
Texas Instruments SN74ABT125DR	14-SOIC	4	85 °C	-40 °C	64 mA	32 mA	1	3-State	Surface Mount	4.5 V	5.5 V		Buffer Non-Inverting	0.154 in	3.9 mm
Texas Instruments SN74ABT125PWE4	14-TSSOP	4	85 °C	-40 °C	64 mA	32 mA	1	3-State	Surface Mount	4.5 V	5.5 V	14-TSSOP	Buffer Non-Inverting			0.173 "	4.4 mm
Texas Instruments SN74ABT125QDRQ1	14-SOIC	4	125 °C	-40 °C			1	3-State	Surface Mount	4.5 V	5.5 V		Buffer Non-Inverting	0.154 in	3.9 mm			Automotive	AEC-Q100	16 mA 32 mA
Texas Instruments SN74ABT125DBR	14-SSOP	4	85 °C	-40 °C	64 mA	32 mA	1	3-State	Surface Mount	4.5 V	5.5 V	14-SSOP	Buffer Non-Inverting								5.3 mm	0.209 "
Texas Instruments SN74ABT125PWRG4	14-TSSOP	4	85 °C	-40 °C	64 mA	32 mA	1	3-State	Surface Mount	4.5 V	5.5 V	14-TSSOP	Buffer Non-Inverting			0.173 "	4.4 mm
Texas Instruments SN74ABT125DRG4	14-SOIC	4	85 °C	-40 °C	64 mA	32 mA	1	3-State	Surface Mount	4.5 V	5.5 V		Buffer Non-Inverting	0.154 in	3.9 mm
Texas Instruments SN74ABT125N	14-DIP	4	85 °C	-40 °C	64 mA	32 mA	1	3-State	Through Hole	4.5 V	5.5 V		Buffer Non-Inverting	0.3 "	7.62 mm
Texas Instruments SN74ABT125PWRE4	14-TSSOP	4	85 °C	-40 °C	64 mA	32 mA	1	3-State	Surface Mount	4.5 V	5.5 V	14-TSSOP	Buffer Non-Inverting			0.173 "	4.4 mm

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

Distributor	Package	Quantity	$

Digikey	Cut Tape (CT)	1	$ 0.93
		10	$ 0.82
		25	$ 0.77
		100	$ 0.63
		250	$ 0.58
		500	$ 0.50
		1000	$ 0.40
	Digi-Reel®	1	$ 0.93
		10	$ 0.82
		25	$ 0.77
		100	$ 0.63
		250	$ 0.58
		500	$ 0.50
		1000	$ 0.40
	Tape & Reel (TR)	2500	$ 0.36
		5000	$ 0.34
		12500	$ 0.32
		25000	$ 0.31
Texas Instruments	LARGE T&R	1	$ 0.61
		100	$ 0.47
		250	$ 0.34
		1000	$ 0.25

Description

General part information

SN74ABT125Q-Q1 Series

The ’ABT125 quadruple bus buffer gates feature independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (OE)\ input is high.

These devices are fully specified for hot-insertion applications using Ioffand power-up 3-state. The Ioffcircuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

To ensure the high-impedance state during power up or power down, OE\ should be tied to VCCthrough a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Documents

Technical documentation and resources

SN74ABT125DR

Deep-Dive with AI

SN74ABT125DR

Deep-Dive with AI

Technical Specifications

SN74ABT125Q-Q1 Series

Pricing

Description

SN74ABT125Q-Q1 Series

Documents

Logic Guide

Input and Output Characteristics of Digital Integrated Circuits

TI IBIS File Creation, Validation, and Distribution Processes

Quad Flatpack No-Lead Logic Packages (Rev. D)

SN54ABT125, SN74ABT125 datasheet (Rev. I)

Designing With Logic (Rev. C)

Live Insertion

Advanced Bus Interface Logic Selection Guide

Advanced BiCMOS Technology (ABT) Logic Characterization Information (Rev. B)

Advanced BiCMOS Technology (ABT) Logic Enables Optimal System Design (Rev. A)

Selecting the Right Level Translation Solution (Rev. A)

Power-Up 3-State (PU3S) Circuits in TI Standard Logic Devices

LOGIC Pocket Data Book (Rev. B)

Family of Curves Demonstrating Output Skews for Advanced BiCMOS Devices (Rev. A)

Understanding Advanced Bus-Interface Products Design Guide

Implications of Slow or Floating CMOS Inputs (Rev. E)

Bus-Interface Devices With Output-Damping Resistors Or Reduced-Drive Outputs (Rev. A)

Semiconductor Packing Material Electrostatic Discharge (ESD) Protection

Understanding and Interpreting Standard-Logic Data Sheets (Rev. C)

SN74ABT125Q-Q1 Series