
SNJ54HC138J
ActiveDECODER/DEMULTIPLEXER SINGLE 3-TO-8 16-PIN CDIP TUBE
Deep-Dive with AI
Search across all available documentation for this part.

SNJ54HC138J
ActiveDECODER/DEMULTIPLEXER SINGLE 3-TO-8 16-PIN CDIP TUBE
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | SNJ54HC138J |
|---|---|
| Circuit | 1 x 3:8 |
| Current - Output High, Low [custom] | 5.2 mA |
| Current - Output High, Low [custom] | 5.2 mA |
| Independent Circuits | 1 |
| Mounting Type | Through Hole |
| Operating Temperature [Max] | 125 °C |
| Operating Temperature [Min] | -55 °C |
| Package / Case | 7.62 mm, 0.3 in |
| Package / Case | 16-CDIP |
| Supplier Device Package | 16-CDIP |
| Type | Decoder/Demultiplexer |
| Voltage - Supply [Max] | 6 V |
| Voltage - Supply [Min] | 2 V |
| Voltage Supply Source | Single Supply |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Texas Instruments | TUBE | 1 | $ 14.08 | |
| 100 | $ 12.30 | |||
| 250 | $ 9.48 | |||
| 1000 | $ 8.48 | |||
Description
General part information
SN54HC138 Series
The SNx4HC138 devices are designed to be used in high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, these decoders can be used to minimize the effects of system decoding. When employed with high-speed memories using a fast enable circuit, the delay times of these decoders and the enable time of the memory are usually less than the typical access time of the memory. This means that the effective system delay introduced by the decoders is negligible.
The SNx4HC138 devices are designed to be used in high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, these decoders can be used to minimize the effects of system decoding. When employed with high-speed memories using a fast enable circuit, the delay times of these decoders and the enable time of the memory are usually less than the typical access time of the memory. This means that the effective system delay introduced by the decoders is negligible.
Documents
Technical documentation and resources