Zenode.ai Logo
Beta
PDIP (N)
Integrated Circuits (ICs)

SN74LVC574AN

Active
Texas Instruments

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

Deep-Dive with AI

Search across all available documentation for this part.

PDIP (N)
Integrated Circuits (ICs)

SN74LVC574AN

Active
Texas Instruments

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

Technical Specifications

Parameters and characteristics for this part

SpecificationSN74LVC574AN
Clock Frequency150 MHz
Current - Output High, Low24 mA
Current - Quiescent (Iq)10 µA
FunctionStandard
Input Capacitance4 pF
Max Propagation Delay @ V, Max CL6.8 ns
Mounting TypeThrough Hole
Number of Bits per Element8
Number of Elements1
Operating Temperature [Max]125 °C
Operating Temperature [Min]-40 °C
Output TypeTri-State, Non-Inverted
Package / Case20-DIP
Package / Case7.62 mm
Package / Case0.3 in
Supplier Device Package20-PDIP
Trigger TypePositive Edge
TypeD-Type
Voltage - Supply [Max]3.6 V
Voltage - Supply [Min]1.65 V

SN74LVC574A-Q1 Series

Automotive Catalog Octal Edge-Triggered D-Type Flip-Flop With 3-State Outputs

PartTypeFunctionOperating Temperature [Min]Operating Temperature [Max]Number of Bits per ElementMax Propagation Delay @ V, Max CLTrigger TypeSupplier Device PackageClock FrequencyCurrent - Quiescent (Iq)Output TypeNumber of ElementsCurrent - Output High, LowPackage / CasePackage / CasePackage / CaseInput CapacitanceVoltage - Supply [Min]Voltage - Supply [Max]Mounting TypePackage / Case [y]Package / Case [x]Package / Case [y]QualificationGrade
PDIP (N)
Texas Instruments
D-Type
Standard
-40 °C
125 °C
8
6.8 ns
Positive Edge
20-PDIP
150 MHz
10 µA
Non-Inverted
Tri-State
1
24 mA
20-DIP
7.62 mm
0.3 in
4 pF
1.65 V
3.6 V
Through Hole
20-pin (PW) package image
Texas Instruments
D-Type
Standard
-40 °C
125 °C
8
7 ns
Positive Edge
20-TSSOP
150 MHz
10 µA
Non-Inverted
Tri-State
1
24 mA
20-TSSOP
4 pF
2 V
3.6 V
Surface Mount
4.4 mm
0.173 in
SOIC (DW)
Texas Instruments
D-Type
Standard
-40 °C
125 °C
8
6.8 ns
Positive Edge
20-SOIC
150 MHz
10 µA
Non-Inverted
Tri-State
1
24 mA
20-SOIC
4 pF
1.65 V
3.6 V
Surface Mount
0.295 in
7.5 mm
20-SOIC
Texas Instruments
D-Type
Standard
-40 °C
125 °C
8
7 ns
Positive Edge
20-SOIC
150 MHz
10 µA
Non-Inverted
Tri-State
1
24 mA
20-SOIC
4 pF
2 V
3.6 V
Surface Mount
0.295 in
7.5 mm
AEC-Q100
Automotive
20-TSSOP
Texas Instruments
D-Type
Standard
-40 °C
125 °C
8
6.8 ns
Positive Edge
20-TSSOP
150 MHz
10 µA
Non-Inverted
Tri-State
1
24 mA
20-TSSOP
4 pF
1.65 V
3.6 V
Surface Mount
4.4 mm
0.173 in
20-SOIC,DW
Texas Instruments
D-Type
Standard
-40 °C
125 °C
8
6.8 ns
Positive Edge
20-SOIC
150 MHz
10 µA
Non-Inverted
Tri-State
1
24 mA
20-SOIC
4 pF
1.65 V
3.6 V
Surface Mount
0.295 in
7.5 mm
SOIC (DW)
Texas Instruments
D-Type
Standard
-40 °C
125 °C
8
6.8 ns
Positive Edge
20-SOIC
150 MHz
1.5 µA
Non-Inverted
Tri-State
1
24 mA
20-SOIC
4 pF
1.65 V
3.6 V
Surface Mount
0.295 in
7.5 mm
20-TSSOP
Texas Instruments
D-Type
Standard
-40 °C
125 °C
8
6.8 ns
Positive Edge
20-TSSOP
150 MHz
10 µA
Non-Inverted
Tri-State
1
24 mA
20-TSSOP
4 pF
1.65 V
3.6 V
Surface Mount
4.4 mm
0.173 in
20-TSSOP
Texas Instruments
D-Type
Standard
-40 °C
125 °C
8
7 ns
Positive Edge
20-TSSOP
150 MHz
10 µA
Non-Inverted
Tri-State
1
24 mA
20-TSSOP
4 pF
2 V
3.6 V
Surface Mount
4.4 mm
0.173 in
AEC-Q100
Automotive
Product Image
Texas Instruments
D-Type
Standard
-40 °C
125 °C
8
7 ns
Positive Edge
20-TSSOP
150 MHz
10 µA
Non-Inverted
Tri-State
1
24 mA
20-TSSOP
4 pF
2 V
3.6 V
Surface Mount
4.4 mm
0.173 in
AEC-Q100
Automotive

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyTube 1$ 0.73
20$ 0.65
40$ 0.62
100$ 0.51
260$ 0.48
500$ 0.42
1000$ 0.39
Texas InstrumentsTUBE 1$ 0.91
100$ 0.70
250$ 0.52
1000$ 0.37

Description

General part information

SN74LVC574A-Q1 Series

The SN54LVC574A octal edge-triggered D-type flip-flop is designed for 2.7-V to 3.6-V VCCoperation, and the SN74LVC574A octal edge-triggered D-type flip-flop is designed for 1.65-V to 3.6-V VCCoperation.

These devices feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels at the data (D) inputs.

Documents

Technical documentation and resources

Design Summary for WCSP Little Logic (Rev. B)

Product overview

Selecting the Right Level Translation Solution (Rev. A)

Application note

CMOS Power Consumption and CPD Calculation (Rev. B)

Application note

Signal Switch Data Book (Rev. A)

User guide

Logic Guide (Rev. AB)

Selection guide

LVC and LV Low-Voltage CMOS Logic Data Book (Rev. B)

User guide

STANDARD LINEAR AND LOGIC FOR DVD/VCD PLAYERS

More literature

16-Bit Widebus Logic Families in 56-Ball, 0.65-mm Pitch Very Thin Fine-Pitch BGA (Rev. B)

Application note

Bus-Interface Devices With Output-Damping Resistors Or Reduced-Drive Outputs (Rev. A)

Application note

Texas Instruments Little Logic Application Report

Application note

Low-Voltage Logic (LVC) Designer's Guide

Design guide

Power-Up 3-State (PU3S) Circuits in TI Standard Logic Devices

Application note

LOGIC Pocket Data Book (Rev. B)

User guide

Understanding Advanced Bus-Interface Products Design Guide

Application note

Little Logic Guide 2018 (Rev. G)

Selection guide

Input and Output Characteristics of Digital Integrated Circuits

Application note

How to Select Little Logic (Rev. A)

Application note

Understanding and Interpreting Standard-Logic Data Sheets (Rev. C)

Application note

TI IBIS File Creation, Validation, and Distribution Processes

Application note

LVC Characterization Information

Application note

Live Insertion

Application note

Use of the CMOS Unbuffered Inverter in Oscillator Circuits

Application note

Implications of Slow or Floating CMOS Inputs (Rev. E)

Application note

Migration From 3.3-V To 2.5-V Power Supplies For Logic Devices

Application note

Semiconductor Packing Material Electrostatic Discharge (ESD) Protection

Application note

Power-Up Behavior of Clocked Devices (Rev. B)

Application note

SN54LVC574A, SN74LVC574A datasheet (Rev. R)

Data sheet

Standard Linear & Logic for PCs, Servers & Motherboards

More literature