
SN74LV32ATPWRG4Q1
ActiveAUTOMOTIVE, 4-CH, 2-INPUT 2-V TO 5.5-V HIGH-SPEED (7 NS) OR GATE
Deep-Dive with AI
Search across all available documentation for this part.

SN74LV32ATPWRG4Q1
ActiveAUTOMOTIVE, 4-CH, 2-INPUT 2-V TO 5.5-V HIGH-SPEED (7 NS) OR GATE
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | SN74LV32ATPWRG4Q1 |
|---|---|
| Current - Output High, Low [custom] | 12 mA |
| Current - Output High, Low [custom] | 12 mA |
| Current - Quiescent (Max) [Max] | 20 µA |
| Grade | Automotive |
| Input Logic Level - High | 1.5 V |
| Input Logic Level - Low | 0.5 V |
| Logic Type | OR Gate |
| Max Propagation Delay @ V, Max CL | 7.5 ns |
| Mounting Type | Surface Mount |
| Number of Circuits | 4 |
| Number of Inputs | 2 |
| Operating Temperature [Max] | 105 ░C |
| Operating Temperature [Min] | -40 °C |
| Package / Case | 14-TSSOP |
| Package / Case [custom] | 0.173 " |
| Package / Case [custom] | 4.4 mm |
| Qualification | AEC-Q100 |
| Supplier Device Package | 14-TSSOP |
| Voltage - Supply [Max] | 5.5 V |
| Voltage - Supply [Min] | 2 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Cut Tape (CT) | 1 | $ 1.02 | |
| 10 | $ 0.64 | |||
| 25 | $ 0.54 | |||
| 100 | $ 0.42 | |||
| 250 | $ 0.36 | |||
| 500 | $ 0.33 | |||
| 1000 | $ 0.30 | |||
| Digi-Reel® | 1 | $ 1.02 | ||
| 10 | $ 0.64 | |||
| 25 | $ 0.54 | |||
| 100 | $ 0.42 | |||
| 250 | $ 0.36 | |||
| 500 | $ 0.33 | |||
| 1000 | $ 0.30 | |||
| Tape & Reel (TR) | 2000 | $ 0.23 | ||
| 6000 | $ 0.22 | |||
| 10000 | $ 0.21 | |||
| 50000 | $ 0.20 | |||
| Texas Instruments | LARGE T&R | 1 | $ 0.45 | |
| 100 | $ 0.31 | |||
| 250 | $ 0.24 | |||
| 1000 | $ 0.16 | |||
Description
General part information
SN74LV32A-EP Series
This quadruple 2-input positive-OR gate is designed for 2-V to 5.5-V VCCoperation.
The SN74LV32A-EP performs the Boolean function Y = A + B or Y = (A\ • B\)\ in positive logic.
This device is fully specified for partial-power-down applications using Ioff. The Ioffcircuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.
Documents
Technical documentation and resources