SN74LV574ADWR
ActiveOCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
Deep-Dive with AI
Search across all available documentation for this part.
SN74LV574ADWR
ActiveOCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
Technical Specifications
Parameters and characteristics for this part
| Specification | SN74LV574ADWR |
|---|---|
| Current - Output High, Low [custom] | 16 mA |
| Current - Output High, Low [custom] | 16 mA |
| Current - Quiescent (Iq) | 20 çA |
| Function | Standard |
| Input Capacitance | 1.8 pF |
| Max Propagation Delay @ V, Max CL | 10.6 ns |
| Mounting Type | Surface Mount |
| Number of Bits per Element | 8 |
| Number of Elements | 1 |
| Operating Temperature [Max] | 85 °C |
| Operating Temperature [Min] | -40 °C |
| Output Type | Tri-State, Non-Inverted |
| Package / Case | 20-SOIC |
| Package / Case [y] | 0.295 in |
| Package / Case [y] | 7.5 mm |
| Supplier Device Package | 20-SOIC |
| Trigger Type | Positive Edge |
| Type | D-Type |
| Voltage - Supply [Max] | 5.5 V |
| Voltage - Supply [Min] | 2 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Cut Tape (CT) | 1 | $ 0.61 | |
| 10 | $ 0.52 | |||
| 25 | $ 0.48 | |||
| 100 | $ 0.39 | |||
| 250 | $ 0.36 | |||
| 500 | $ 0.30 | |||
| 1000 | $ 0.24 | |||
| Digi-Reel® | 1 | $ 0.61 | ||
| 10 | $ 0.52 | |||
| 25 | $ 0.48 | |||
| 100 | $ 0.39 | |||
| 250 | $ 0.36 | |||
| 500 | $ 0.30 | |||
| 1000 | $ 0.24 | |||
| Tape & Reel (TR) | 2000 | $ 0.21 | ||
| 6000 | $ 0.20 | |||
| 10000 | $ 0.19 | |||
| 50000 | $ 0.17 | |||
| Texas Instruments | LARGE T&R | 1 | $ 0.37 | |
| 100 | $ 0.29 | |||
| 250 | $ 0.21 | |||
| 1000 | $ 0.15 | |||
Description
General part information
SN74LV574A Series
The ’LV574A devices are octal edge-triggered D-type flip-flops designed for 2 V to 5.5 V VCCoperation.
These devices feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. The devices are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.
On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels set up at the data (D) inputs.
Documents
Technical documentation and resources
