
74LVC2G125DCURE4
UnknownBUFFER/LINE DRIVER 2-CH NON-INVERTING 3-ST CMOS 8-PIN VSSOP T/R
Deep-Dive with AI
Search across all available documentation for this part.

74LVC2G125DCURE4
UnknownBUFFER/LINE DRIVER 2-CH NON-INVERTING 3-ST CMOS 8-PIN VSSOP T/R
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | 74LVC2G125DCURE4 |
|---|---|
| Current - Output High, Low [x] | 32 mA |
| Current - Output High, Low [y] | 32 mA |
| Logic Type | Buffer, Non-Inverting |
| Mounting Type | Surface Mount |
| Number of Bits per Element | 1 |
| Number of Elements | 2 |
| Operating Temperature [Max] | 125 °C |
| Operating Temperature [Min] | -40 °C |
| Output Type | 3-State |
| Package / Case | 8-VFSOP |
| Package / Case [y] | 2.3 mm |
| Package / Case [y] | 0.091 in |
| Voltage - Supply [Max] | 5.5 V |
| Voltage - Supply [Min] | 1.65 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Tape & Reel (TR) | 3000 | $ 0.30 | |
| 6000 | $ 0.28 | |||
| 15000 | $ 0.27 | |||
| 30000 | $ 0.26 | |||
Description
General part information
SN74LVC2G125 Series
The SN74LVC2G125 device is a dual bus buffer gate, designed for 1.65-V to 5.5-V VCCoperation. This device features dual line drivers with 3-state outputs. The outputs are disabled when the associated output-enable (OE) input is high.
NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.
To ensure the high-impedance state during power up or power down,OEshould be tied to VCCthrough a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
Documents
Technical documentation and resources
No documents available