CD74HC253MT
ActiveHIGH SPEED CMOS LOGIC DUAL 4-INPUT MULTIPLEXERS
Deep-Dive with AI
Search across all available documentation for this part.
CD74HC253MT
ActiveHIGH SPEED CMOS LOGIC DUAL 4-INPUT MULTIPLEXERS
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | CD74HC253MT |
|---|---|
| Circuit [custom] | 2 |
| Circuit [custom] | 4:1 |
| Current - Output High, Low [custom] | 7.8 mA |
| Current - Output High, Low [custom] | 7.8 mA |
| Independent Circuits | 1 |
| Mounting Type | Surface Mount |
| Operating Temperature [Max] | 125 °C |
| Operating Temperature [Min] | -55 °C |
| Package / Case | 16-SOIC |
| Package / Case [x] | 0.154 in |
| Package / Case [y] | 3.9 mm |
| Supplier Device Package | 16-SOIC |
| Type | Multiplexer |
| Voltage - Supply [Max] | 6 V |
| Voltage - Supply [Min] | 2 V |
| Voltage Supply Source | Single Supply |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Cut Tape (CT) | 1 | $ 0.74 | |
| 10 | $ 0.65 | |||
| 25 | $ 0.61 | |||
| 100 | $ 0.50 | |||
| Digi-Reel® | 1 | $ 0.74 | ||
| 10 | $ 0.65 | |||
| 25 | $ 0.61 | |||
| 100 | $ 0.50 | |||
| Tape & Reel (TR) | 250 | $ 0.47 | ||
| 500 | $ 0.40 | |||
| 750 | $ 0.34 | |||
| 1250 | $ 0.32 | |||
| 1750 | $ 0.33 | |||
| 2500 | $ 0.29 | |||
| 6250 | $ 0.27 | |||
| 12500 | $ 0.26 | |||
| 25000 | $ 0.25 | |||
| Texas Instruments | SMALL T&R | 1 | $ 0.56 | |
| 100 | $ 0.43 | |||
| 250 | $ 0.32 | |||
| 1000 | $ 0.23 | |||
Description
General part information
SN74HC253-Q1 Series
Each data selector/multiplexer contains inverters and drivers to supply full binary decoding data selection to the AND-OR gates. Separate output-control inputs are provided for each of the two 4-line sections.
The 3-state outputs can interface with and drive data lines of bus-organized systems. With all but one of the common outputs disabled (in the high-impedance state), the low impedance of the single enabled output drives the bus line to a high or low logic level. Each output has its own output-enable (OE)\ input. The outputs are disabled when their respective OE\ is high.
Each data selector/multiplexer contains inverters and drivers to supply full binary decoding data selection to the AND-OR gates. Separate output-control inputs are provided for each of the two 4-line sections.
Documents
Technical documentation and resources
