
SN74HC240NSRE4
UnknownBUFFER/LINE DRIVER 8-CH INVERTING 3-ST CMOS 20-PIN SOP T/R
Deep-Dive with AI
Search across all available documentation for this part.

SN74HC240NSRE4
UnknownBUFFER/LINE DRIVER 8-CH INVERTING 3-ST CMOS 20-PIN SOP T/R
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | SN74HC240NSRE4 |
|---|---|
| Current - Output High, Low [custom] | 7.8 mA |
| Current - Output High, Low [custom] | 7.8 mA |
| Logic Type | Inverting, Buffer |
| Mounting Type | Surface Mount |
| Number of Bits per Element | 4 |
| Number of Elements | 2 |
| Operating Temperature [Max] | 85 °C |
| Operating Temperature [Min] | -40 °C |
| Output Type | 3-State |
| Package / Case | 20-SOIC |
| Package / Case | 0.209 " |
| Package / Case | 5.3 mm |
| Supplier Device Package | 20-SO |
| Voltage - Supply [Max] | 6 V |
| Voltage - Supply [Min] | 2 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Tape & Reel (TR) | 2000 | $ 0.29 | |
| 4000 | $ 0.28 | |||
| 6000 | $ 0.27 | |||
| 10000 | $ 0.26 | |||
| 14000 | $ 0.27 | |||
| 20000 | $ 0.26 | |||
Description
General part information
SN74HC240 Series
These octal buffers and line drivers are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. The ’HC240 devices are organized as two 4-bit buffers/drivers with separate output-enable (OE) inputs. When OE is low, the device passes inverted data from the A inputs to the Y outputs. When OE is high, the outputs are in the high-impedance state.
These octal buffers and line drivers are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. The ’HC240 devices are organized as two 4-bit buffers/drivers with separate output-enable (OE) inputs. When OE is low, the device passes inverted data from the A inputs to the Y outputs. When OE is high, the outputs are in the high-impedance state.
Documents
Technical documentation and resources
No documents available