Zenode.ai Logo
Beta
20 TSSOP
Integrated Circuits (ICs)

SN74HC240ANSR

Active
Texas Instruments

IC BUFFER INVERT 6V 20SO

Deep-Dive with AI

Search across all available documentation for this part.

20 TSSOP
Integrated Circuits (ICs)

SN74HC240ANSR

Active
Texas Instruments

IC BUFFER INVERT 6V 20SO

Deep-Dive with AI

Technical Specifications

Parameters and characteristics for this part

SpecificationSN74HC240ANSR
Current - Output High, Low [custom]7.8 mA
Current - Output High, Low [custom]7.8 mA
Logic TypeInverting, Buffer
Mounting TypeSurface Mount
Number of Bits per Element4
Number of Elements2
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Output Type3-State
Package / Case20-SOIC
Package / Case0.209 "
Package / Case5.3 mm
Supplier Device Package20-SO
Voltage - Supply [Max]6 V
Voltage - Supply [Min]2 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyCut Tape (CT) 1$ 0.84
10$ 0.74
25$ 0.70
100$ 0.57
250$ 0.53
500$ 0.45
1000$ 0.36
Digi-Reel® 1$ 0.84
10$ 0.74
25$ 0.70
100$ 0.57
250$ 0.53
500$ 0.45
1000$ 0.36
Tape & Reel (TR) 2000$ 0.31
4000$ 0.29
6000$ 0.28

Description

General part information

SN74HC240 Series

These octal buffers and line drivers are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. The ’HC240 devices are organized as two 4-bit buffers/drivers with separate output-enable (OE) inputs. When OE is low, the device passes inverted data from the A inputs to the Y outputs. When OE is high, the outputs are in the high-impedance state.

These octal buffers and line drivers are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. The ’HC240 devices are organized as two 4-bit buffers/drivers with separate output-enable (OE) inputs. When OE is low, the device passes inverted data from the A inputs to the Y outputs. When OE is high, the outputs are in the high-impedance state.

Documents

Technical documentation and resources

No documents available