Specification	CD74HCT240PWR

Current - Output High, Low [custom]	6 mA
Current - Output High, Low [custom]	6 mA
Logic Type	Inverting, Buffer
Mounting Type	Surface Mount
Number of Bits per Element	4
Number of Elements	2
Operating Temperature [Max]	125 °C
Operating Temperature [Min]	-55 °C
Output Type	3-State
Package / Case	20-TSSOP
Package / Case [x]	0.173 in
Package / Case [y]	4.4 mm
Supplier Device Package	20-TSSOP
Voltage - Supply [Max]	5.5 V
Voltage - Supply [Min]	4.5 V

SN74HCT240 Series

8-ch, 4.5-V to 5.5-V inverters with TTL-compatible CMOS inputs and 3-state outputs

Part	Number of Bits per Element	Current - Output High, Low [custom]	Current - Output High, Low [custom]	Mounting Type	Output Type	Voltage - Supply [Min]	Voltage - Supply [Max]	Logic Type	Number of Elements	Operating Temperature [Max]	Operating Temperature [Min]	Package / Case	Package / Case	Package / Case	Supplier Device Package	Package / Case [y]	Package / Case [x]	Package / Case [y]	Operating Temperature [Max]	Operating Temperature [Min]
Texas Instruments CD74HCT240EG4	4	6 mA	6 mA	Through Hole	3-State	4.5 V	5.5 V	Buffer Inverting	2	125 °C	-55 °C	20-DIP	7.62 mm	0.3 in	20-PDIP
Texas Instruments CD74HCT240PWR	4	6 mA	6 mA	Surface Mount	3-State	4.5 V	5.5 V	Buffer Inverting	2	125 °C	-55 °C	20-TSSOP			20-TSSOP	4.4 mm	0.173 in
Texas Instruments SN74HCT240DWG4	4	6 mA	6 mA	Surface Mount	3-State	4.5 V	5.5 V	Buffer Inverting	2			20-SOIC			20-SOIC	0.295 in		7.5 mm	85 °C	-40 °C
Texas Instruments SN74HCT240APW	4	6 mA	6 mA	Surface Mount	3-State	4.5 V	5.5 V	Buffer Inverting	2			20-TSSOP			20-TSSOP	4.4 mm	0.173 in		85 °C	-40 °C
Texas Instruments CD74HCT240M96	4	6 mA	6 mA	Surface Mount	3-State	4.5 V	5.5 V	Buffer Inverting	2	125 °C	-55 °C	20-SOIC			20-SOIC	0.295 in		7.5 mm
Texas Instruments SN74HCT240N	4	6 mA	6 mA	Through Hole	3-State	4.5 V	5.5 V	Buffer Inverting	2			20-DIP	7.62 mm	0.3 in	20-PDIP				85 °C	-40 °C
Texas Instruments SN74HCT240NSR	4	6 mA	6 mA	Surface Mount	3-State	4.5 V	5.5 V	Buffer Inverting	2			20-SOIC	5.3 mm	0.209 "	20-SO				85 °C	-40 °C
Texas Instruments SN74HCT240NS	4	6 mA	6 mA	Surface Mount	3-State	4.5 V	5.5 V	Buffer Inverting	2			20-SOIC	5.3 mm	0.209 "	20-SO				85 °C	-40 °C
Texas Instruments SN74HCT240DWR	4	6 mA	6 mA	Surface Mount	3-State	4.5 V	5.5 V	Buffer Inverting	2			20-SOIC			20-SOIC	0.295 in		7.5 mm	85 °C	-40 °C
Texas Instruments SN74HCT240PWT	4	6 mA	6 mA	Surface Mount	3-State	4.5 V	5.5 V	Buffer Inverting	2			20-TSSOP			20-TSSOP	4.4 mm	0.173 in		85 °C	-40 °C

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

Distributor	Package	Quantity	$

Digikey	Cut Tape (CT)	1	$ 0.87
		10	$ 0.77
		25	$ 0.72
		100	$ 0.59
		250	$ 0.55
		500	$ 0.47
		1000	$ 0.37
	Digi-Reel®	1	$ 0.87
		10	$ 0.77
		25	$ 0.72
		100	$ 0.59
		250	$ 0.55
		500	$ 0.47
		1000	$ 0.37
	Tape & Reel (TR)	2000	$ 0.34
		6000	$ 0.31
		10000	$ 0.30
Texas Instruments	LARGE T&R	1	$ 0.63
		100	$ 0.48
		250	$ 0.35
		1000	$ 0.25

Description

General part information

SN74HCT240 Series

These octal buffers and line drivers are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. The ’HCT240 devices are organized as two 4-bit buffers/drivers with separate output-enable (OE) inputs. When OE is low, the device passes inverted data from the A inputs to the Y outputs. When OE is high, the outputs are in the high-impedance state.

Documents

Technical documentation and resources

CDx4HC240, CDx4HCT240, CD74HC241, CDx4HCT241, CDx4HC244, CDx4HCT244 High-Speed CMOS Logic Octal Buffer/Line Drivers, Three-State datasheet (Rev. G)

Data sheet

LOGIC Pocket Data Book (Rev. B)

User guide

CD74HCT240PWR

Deep-Dive with AI

CD74HCT240PWR

Deep-Dive with AI

Technical Specifications

SN74HCT240 Series

Pricing

Description

SN74HCT240 Series

Documents

Semiconductor Packing Material Electrostatic Discharge (ESD) Protection

Logic Guide (Rev. AB)

Designing With Logic (Rev. C)

Signal Switch Data Book (Rev. A)

Implications of Slow or Floating CMOS Inputs (Rev. E)

Understanding and Interpreting Standard-Logic Data Sheets (Rev. C)

CMOS Power Consumption and CPD Calculation (Rev. B)

TI IBIS File Creation, Validation, and Distribution Processes

Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc

SN54/74HCT CMOS Logic Family Applications and Restrictions

CDx4HC240, CDx4HCT240, CD74HC241, CDx4HCT241, CDx4HC244, CDx4HCT244 High-Speed CMOS Logic Octal Buffer/Line Drivers, Three-State datasheet (Rev. G)

LOGIC Pocket Data Book (Rev. B)

SN74HCT240 Series