Zenode.ai Logo
Beta
48-SSOP
Integrated Circuits (ICs)

SN74LVC16373ADLG4

Unknown
Texas Instruments

IC DTYPE LATCH 16BIT 3ST 48-SSOP

Deep-Dive with AI

Search across all available documentation for this part.

DocumentsDatasheet
48-SSOP
Integrated Circuits (ICs)

SN74LVC16373ADLG4

Unknown
Texas Instruments

IC DTYPE LATCH 16BIT 3ST 48-SSOP

Deep-Dive with AI

DocumentsDatasheet

Technical Specifications

Parameters and characteristics for this part

SpecificationSN74LVC16373ADLG4
Circuit [custom]8
Circuit [custom]8
Current - Output High, Low24 mA
Delay Time - Propagation2.1 ns
Independent Circuits2
Logic TypeD-Type Transparent Latch
Mounting TypeSurface Mount
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Output TypeTri-State
Package / Case48-BSSOP
Package / Case [y]0.295 in
Package / Case [y]7.5 mm
Supplier Device Package48-SSOP
Voltage - Supply [Max]3.6 V
Voltage - Supply [Min]1.65 V

SN74LVC16373A-EP Series

Enhanced Product 16-Bit Transparent D-Type Latch With 3-State Outputs

PartIndependent CircuitsDelay Time - PropagationLogic TypeOutput TypeOperating Temperature [Min]Operating Temperature [Max]Current - Output High, LowMounting TypeSupplier Device PackageCircuit [custom]Circuit [custom]Voltage - Supply [Min]Voltage - Supply [Max]Package / Case [y]Package / CasePackage / Case [y]Package / CasePackage / Case [custom]
48-SSOP
Texas Instruments
1
1.3 ns
D-Type Transparent Latch
Tri-State
-55 °C
125 °C
24 mA
Surface Mount
48-SSOP
8
8
1.65 V
3.6 V
0.295 in
48-BSSOP
7.5 mm
48-TSSOP
Texas Instruments
2
2.1 ns
D-Type Transparent Latch
Tri-State
-40 °C
85 °C
24 mA
Surface Mount
48-TSSOP
8
8
1.65 V
3.6 V
48-TFSOP
0.24 in
6.1 mm
48-TSSOP
Texas Instruments
2
2.1 ns
D-Type Transparent Latch
Tri-State
-40 °C
85 °C
24 mA
Surface Mount
48-TSSOP
8
8
1.65 V
3.6 V
48-TFSOP
0.24 in
6.1 mm
48-SSOP
Texas Instruments
2
2.1 ns
D-Type Transparent Latch
Tri-State
-40 °C
85 °C
24 mA
Surface Mount
48-SSOP
8
8
1.65 V
3.6 V
0.295 in
48-BSSOP
7.5 mm
56-BGA-Microstar-Jr-ZQL
Texas Instruments
2
2.1 ns
D-Type Transparent Latch
Tri-State
-40 °C
85 °C
24 mA
Surface Mount
56-BGA Microstar Junior (7x4.5)
8
8
1.65 V
3.6 V
56-VFBGA
TVSOP (DGV)
Texas Instruments
2
2.1 ns
D-Type Transparent Latch
Tri-State
-40 °C
85 °C
24 mA
Surface Mount
8
8
1.65 V
3.6 V
48-TFSOP
0.173 in
4.4 mm
Product Image
Texas Instruments
2
8 ns
D-Type Transparent Latch
Non-Inverted
Tri-State
-40 °C
85 °C
24 mA
Surface Mount
48-TSSOP
8
8
1.65 V
3.6 V
48-TFSOP
0.24 in
6.1 mm
48-SSOP
Texas Instruments
2
2.1 ns
D-Type Transparent Latch
Tri-State
-40 °C
85 °C
24 mA
Surface Mount
48-SSOP
8
8
1.65 V
3.6 V
0.295 in
48-BSSOP
7.5 mm
48-TSSOP
Texas Instruments
2
2.1 ns
D-Type Transparent Latch
Tri-State
-40 °C
85 °C
24 mA
Surface Mount
48-TSSOP
8
8
1.65 V
3.6 V
48-TFSOP
0.24 in
6.1 mm
Texas Instruments-74CBTLV16210VRE4 Bus Switches Bus Switch 2-Element CMOS 20-IN 48-Pin TVSOP T/R
Texas Instruments
2
2.1 ns
D-Type Transparent Latch
Tri-State
-40 °C
85 °C
24 mA
Surface Mount
8
8
1.65 V
3.6 V
48-TFSOP
0.173 in
4.4 mm

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyTube 425$ 1.19

Description

General part information

SN74LVC16373A-EP Series

This 16-bit transparent D-type latch is designed for 1.65-V to 3.6-V VCCoperation.

The SN74LVC16373A is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. The device can be used as two 8-bit latches or one 16-bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.

A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

Documents

Technical documentation and resources