Zenode.ai Logo
Beta
10-VSON
Integrated Circuits (ICs)

TPS51200QDRCRQ1

NRND
Texas Instruments

DDR MEMORY TERMINATION REGULATOR 2.375V TO 3.5V 10-PIN VSON EP T/R AUTOMOTIVE AEC-Q100

10-VSON
Integrated Circuits (ICs)

TPS51200QDRCRQ1

NRND
Texas Instruments

DDR MEMORY TERMINATION REGULATOR 2.375V TO 3.5V 10-PIN VSON EP T/R AUTOMOTIVE AEC-Q100

Technical Specifications

Parameters and characteristics for this part

SpecificationTPS51200QDRCRQ1
ApplicationsDDR, Converter
GradeAutomotive
Mounting TypeSurface Mount
Number of Outputs1
Operating Temperature [Max]125 °C
Operating Temperature [Min]-40 °C
Package / Case10-VFDFN Exposed Pad
QualificationAEC-Q100
Supplier Device Package10-VSON (3x3)
Voltage - Input [Max]3.5 V
Voltage - Input [Min]2.38 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyCut Tape (CT) 1$ 1.92
10$ 1.72
25$ 1.63
100$ 1.39
250$ 1.30
500$ 1.14
1000$ 0.94
Digi-ReelÛ 1$ 1.92
10$ 1.72
25$ 1.63
100$ 1.39
250$ 1.30
500$ 1.14
1000$ 0.94
Tape & Reel (TR) 3000$ 0.88
6000$ 0.85
Texas InstrumentsLARGE T&R 1$ 1.36
100$ 1.04
250$ 0.77
1000$ 0.55

Description

General part information

TPS51200A-Q1 Series

The TPS51200-Q1 device is a sink and source double-data-rate (DDR) termination regulator specifically designed for low input voltage, low-cost, low-noise systems where space is a key consideration.

The TPS51200-Q1 device maintains a fast transient response and only requires a minimum output capacitance of 20 µF. The TPS51200-Q1 device supports a remote sensing function and all power requirements for DDR, DDR2, DDR3, DDR3L, Low Power DDR3 and DDR4 VTT bus termination.

In addition, the TPS51200-Q1 device provides an open-drain PGOOD signal to monitor the output regulation and an EN signal that can be used to discharge VTT during S3 (suspend to RAM) for DDR applications.