LMK00804BQWRGTRQ1
ActiveAUTOMOTIVE, 1.5-V TO 3.3-V, 1-TO-4 HIGH-PERFORMANCE LVCMOS FANOUT BUFFER & LEVEL TRANSLATOR
Deep-Dive with AI
Search across all available documentation for this part.
LMK00804BQWRGTRQ1
ActiveAUTOMOTIVE, 1.5-V TO 3.3-V, 1-TO-4 HIGH-PERFORMANCE LVCMOS FANOUT BUFFER & LEVEL TRANSLATOR
Technical Specifications
Parameters and characteristics for this part
| Specification | LMK00804BQWRGTRQ1 |
|---|---|
| Differential - Input:Output | Yes/No |
| Frequency - Max [Max] | 350 MHz |
| Grade | Automotive |
| Input | LVDS, LVHSTL, LVCMOS, LVPECL, LVTTL, HCSL, SSTL |
| Mounting Type | Wettable Flank, Surface Mount |
| Number of Circuits | 1 |
| Operating Temperature [Max] | 125 °C |
| Operating Temperature [Min] | -40 °C |
| Output | LVCMOS, LVTTL |
| Package / Case | 16-VFQFN Exposed Pad |
| Qualification | AEC-Q100 |
| Ratio - Input:Output | 1:4 |
| Supplier Device Package | 16-VQFN (3x3) |
| Type | Fanout Buffer (Distribution), Translator |
| Voltage - Supply [Max] | 3.465 V |
| Voltage - Supply [Min] | 1.425 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Cut Tape (CT) | 1 | $ 7.14 | |
| 10 | $ 6.45 | |||
| 25 | $ 6.15 | |||
| 100 | $ 5.34 | |||
| 250 | $ 5.10 | |||
| 500 | $ 4.65 | |||
| 1000 | $ 4.05 | |||
| Digi-Reel® | 1 | $ 7.14 | ||
| 10 | $ 6.45 | |||
| 25 | $ 6.15 | |||
| 100 | $ 5.34 | |||
| 250 | $ 5.10 | |||
| 500 | $ 4.65 | |||
| 1000 | $ 4.05 | |||
| Tape & Reel (TR) | 3000 | $ 3.90 | ||
| Texas Instruments | LARGE T&R | 1 | $ 5.47 | |
| 100 | $ 4.46 | |||
| 250 | $ 3.50 | |||
| 1000 | $ 2.97 | |||
Description
General part information
LMK00804B-Q1 Series
The LMK00804B-Q1 is a high-performance clock fan-out buffer and level translator that can distribute up to four LVCMOS/LVTTL outputs (3.3-V, 2.5-V, 1.8-V, or 1.5-V levels) from one of two selectable inputs that can accept differential or single-ended inputs. The clock enable input is synchronized internally to eliminate runt or glitch pulses on the outputs when the clock enable terminal is asserted or deasserted. The outputs are held in logic low state when the clock is disabled. The LMK00804B-Q1 can also distribute a low-jitter clock across four transceivers and can improve the overall target detection and resolution in a cascaded mmWave radar system.
The LMK00804B-Q1 is a high-performance clock fan-out buffer and level translator that can distribute up to four LVCMOS/LVTTL outputs (3.3-V, 2.5-V, 1.8-V, or 1.5-V levels) from one of two selectable inputs that can accept differential or single-ended inputs. The clock enable input is synchronized internally to eliminate runt or glitch pulses on the outputs when the clock enable terminal is asserted or deasserted. The outputs are held in logic low state when the clock is disabled. The LMK00804B-Q1 can also distribute a low-jitter clock across four transceivers and can improve the overall target detection and resolution in a cascaded mmWave radar system.
Documents
Technical documentation and resources
