
Deep-Dive with AI
Search across all available documentation for this part.

Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | AD5684ARUZ |
|---|---|
| Architecture | String DAC |
| Data Interface | SPI |
| Differential Output | False |
| INL/DNL (LSB) | 1 LSB, 0.12 LSB |
| Mounting Type | Surface Mount |
| Number of Bits | 12 bits |
| Number of D/A Converters | 4 |
| Operating Temperature [Max] | 105 ░C |
| Operating Temperature [Min] | -40 °C |
| Output Type | Voltage - Buffered |
| Package / Case | 16-TSSOP |
| Package / Case [x] | 0.173 in |
| Package / Case [y] | 4.4 mm |
| Reference Type | External |
| Settling Time | 7 µs |
| Supplier Device Package | 16-TSSOP |
| Voltage - Supply, Analog [Max] | 5.5 V |
| Voltage - Supply, Analog [Min] | 2.7 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Tube | 1 | $ 15.04 | |
| 10 | $ 10.73 | |||
| 25 | $ 9.62 | |||
| 100 | $ 8.39 | |||
| 250 | $ 7.79 | |||
| 500 | $ 7.42 | |||
| 1000 | $ 7.29 | |||
Description
General part information
AD5684R Series
The AD5686/AD5684, a member of thenanoDAC+™ family, is a low power, quad, 16-/12-bit buffered voltage output DAC. The device includes a gain select pin giving a full-scale output of 2.5 V (gain = 1) or 5 V (gain = 2). All devices operate from a single 2.7 V to 5.5 V supply, is guaranteed monotonic by design, and exhibits less than 0.1% FSR gain error and 1.5 mV offset error performance. The devices are available in a 3 mm × 3 mm LFCSP and a TSSOP package.The AD5686/AD5684 also incorporate a power-on reset circuit and a RSTSEL pin that ensures that the DAC outputs power up to zero scale or midscale and remain at that level until a valid write takes place. Each part contains a per-channel power-down feature that reduces the current consumption of the device to 4 μA at 3 V while in power-down mode.The AD5686/AD5684 employ a versatile SPI interface that operates at clock rates up to 50 MHz, and all devices contain a VLOGICpin intended for 1.8 V/3 V/5 V logic.Product HighlightsHigh Relative Accuracy (INL): ±2 LSB maximumExcellent DC Performance.Total unadjusted error: ±0.1% of FSR maximumOffset error: ±1.5 mV maximumGain error: ±0.1% of FSR maximumTwo Package Options: 3 mm × 3 mm, 16-lead LFCSP and 16-lead TSSOPApplicationsDigital gain and offset adjustmentProgrammable attenuatorsProcess control (PLC I/O cards)Industrial automationData acquisition systems
Documents
Technical documentation and resources