Zenode.ai Logo
Beta
100-LQFP
Integrated Circuits (ICs)

AD5380BSTZ-3

Active
Analog Devices

40-CHANNEL 14-BIT 3 V/5 V SINGLE-SUPPLY VOLTAGE-OUTPUT DAC

Deep-Dive with AI

Search across all available documentation for this part.

100-LQFP
Integrated Circuits (ICs)

AD5380BSTZ-3

Active
Analog Devices

40-CHANNEL 14-BIT 3 V/5 V SINGLE-SUPPLY VOLTAGE-OUTPUT DAC

Technical Specifications

Parameters and characteristics for this part

SpecificationAD5380BSTZ-3
ArchitectureString DAC
Data InterfaceSPI, DSP, Parallel, I2C
Differential OutputFalse
INL/DNL (LSB)4 LSB
INL/DNL (LSB) [Max]2 LSB
INL/DNL (LSB) [Min]-1 LSB
Mounting TypeSurface Mount
Number of Bits14
Number of D/A Converters40
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Output TypeVoltage - Buffered
Package / Case100-LQFP
Reference TypeExternal, Internal
Settling Time8 µs
Supplier Device Package100-LQFP (14x14)
Voltage - Supply, Analog [Max]3.6 V
Voltage - Supply, Analog [Min]2.7 V
Voltage - Supply, Digital [Max]5.5 V
Voltage - Supply, Digital [Min]2.7 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyTray 1$ 123.87
10$ 111.11
25$ 111.11

Description

General part information

AD5380 Series

The AD5380 is a complete, single-supply, 40-channel, 14-bit DAC available in a 100-lead LQFP package. All 40 channels have an on-chip output amplifier with rail-to-rail operation. The AD5380 includes a programmable internal 1.25 V/2.5 V, 10 ppm/°C reference, an on-chip channel monitor function that multiplexes the analog outputs to a common MON_OUT pin for external monitoring, and an output amplifier boost mode that allows optimization of the amplifier slew rate. The AD5380 contains a double-buffered parallel interface that features a 20 nsWRpulse width, an SPI-, QSPI-, -MICROWIRE, -DSP compatible serial interface with interface speeds in excess of 30 MHz, and an I2C-compatible interface that supports a 400 kHz data transfer rate.An input register followed by a DAC register provides double buffering, allowing the DAC outputs to be updated independently or simultaneously using theLDACinput.Each channel has a programmable gain and offset adjust register that allows the user to fully calibrate any DAC channel. Power consumption is typically 0.25 mA/channel with boost off.APPLICATIONSVariable optical attenuators (VOA)Level setting (ATE)Optical micro-electro-mechanical systems (MEMS)Control systemsInstrumentation