SN74ALS174NSR
ActiveHEX D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR
Deep-Dive with AI
Search across all available documentation for this part.
SN74ALS174NSR
ActiveHEX D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | SN74ALS174NSR |
|---|---|
| Clock Frequency | 50 MHz |
| Current - Output High, Low [custom] | 400 µA |
| Current - Output High, Low [custom] | 8 mA |
| Current - Quiescent (Iq) | 19 mA |
| Max Propagation Delay @ V, Max CL | 17 ns |
| Mounting Type | Surface Mount |
| Number of Bits per Element | 6 |
| Number of Elements | 1 |
| Operating Temperature [Max] | 70 °C |
| Operating Temperature [Min] | 0 °C |
| Output Type | Non-Inverted |
| Package / Case | 0.209 " |
| Package / Case | 16-SOIC |
| Package / Case | 5.3 mm |
| Supplier Device Package | 16-SO |
| Trigger Type | Positive Edge |
| Type | D-Type |
| Voltage - Supply [Max] | 5.5 V |
| Voltage - Supply [Min] | 4.5 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Cut Tape (CT) | 1 | $ 1.24 | |
| Digi-Reel® | 1 | $ 1.24 | ||
| Tape & Reel (TR) | 2000 | $ 0.52 | ||
| 6000 | $ 0.50 | |||
| 10000 | $ 0.48 | |||
| Texas Instruments | LARGE T&R | 1 | $ 1.05 | |
| 100 | $ 0.81 | |||
| 250 | $ 0.60 | |||
| 1000 | $ 0.43 | |||
Description
General part information
SN74ALS174 Series
These positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic. All have a direct-clear (CLR)\ input. The ’ALS175 and ’AS175B feature complementary outputs from each flip-flop.
Information at the data (D) inputs meeting the setup-time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock (CLK) input is at either the high or low level, the D-input signal has no effect at the output.
These circuits are fully compatible for use with most TTL circuits.
Documents
Technical documentation and resources
