ADS42JB49IRGCT
Active2-CHANNEL DUAL ADC PIPELINED 250MSPS 14-BIT JESD204B 64-PIN VQFN EP T/R
Deep-Dive with AI
Search across all available documentation for this part.
ADS42JB49IRGCT
Active2-CHANNEL DUAL ADC PIPELINED 250MSPS 14-BIT JESD204B 64-PIN VQFN EP T/R
Technical Specifications
Parameters and characteristics for this part
| Specification | ADS42JB49IRGCT |
|---|---|
| Architecture | Pipelined |
| Configuration | S/H-ADC |
| Data Interface | JESD204B |
| Features | Simultaneous Sampling |
| Input Type | Differential |
| Mounting Type | Surface Mount |
| Number of A/D Converters | 2 |
| Number of Bits | 14 |
| Number of Inputs | 2 |
| Operating Temperature [Max] | 85 °C |
| Operating Temperature [Min] | -40 °C |
| Package / Case | 64-VFQFN Exposed Pad |
| Ratio - S/H:ADC | 1:1 |
| Reference Type | Internal |
| Sampling Rate (Per Second) | 250 M |
| Supplier Device Package | 64-VQFN (9x9) |
| Voltage - Supply, Analog [Max] | 1.9 V |
| Voltage - Supply, Analog [Min] | 1.7 V |
| Voltage - Supply, Digital [Max] | 1.9 V |
| Voltage - Supply, Digital [Min] | 1.7 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Cut Tape (CT) | 1 | $ 176.41 | |
| 10 | $ 168.95 | |||
| 25 | $ 165.23 | |||
| Digi-Reel® | 1 | $ 176.41 | ||
| 10 | $ 168.95 | |||
| 25 | $ 165.23 | |||
| Tape & Reel (TR) | 250 | $ 159.01 | ||
| Texas Instruments | SMALL T&R | 1 | $ 142.68 | |
| 100 | $ 129.15 | |||
| 250 | $ 125.46 | |||
| 1000 | $ 123.00 | |||
Description
General part information
ADS42JB49 Series
The ADS42JB69 and ADS42JB49 are high-linearity, dual-channel, 16- and 14-bit, 250-MSPS, analog-to-digital converters (ADCs). These devices support the JESD204B serial interface with data rates up to3.125 Gbps. The buffered analog input provides uniform input impedance across a wide frequency range while minimizing sample-and-hold glitch energy making it easy to drive analog inputs up to very high input frequencies. A sampling clock divider allows more flexibility for system clock architecture design. The devices employ internal dither algorithms to provide excellent spurious-free dynamic range (SFDR) over a large input frequency range.
The ADS42JB69 and ADS42JB49 are high-linearity, dual-channel, 16- and 14-bit, 250-MSPS, analog-to-digital converters (ADCs). These devices support the JESD204B serial interface with data rates up to3.125 Gbps. The buffered analog input provides uniform input impedance across a wide frequency range while minimizing sample-and-hold glitch energy making it easy to drive analog inputs up to very high input frequencies. A sampling clock divider allows more flexibility for system clock architecture design. The devices employ internal dither algorithms to provide excellent spurious-free dynamic range (SFDR) over a large input frequency range.
Documents
Technical documentation and resources
