Zenode.ai Logo
Beta
PCM1730E.JPG
Development Boards, Kits, Programmers

ADS42JB49SEK

Obsolete
Texas Instruments

KIT SYSTEM EVAL FOR ADS42JB49

Deep-Dive with AI

Search across all available documentation for this part.

PCM1730E.JPG
Development Boards, Kits, Programmers

ADS42JB49SEK

Obsolete
Texas Instruments

KIT SYSTEM EVAL FOR ADS42JB49

Deep-Dive with AI

Technical Specifications

Parameters and characteristics for this part

SpecificationADS42JB49SEK
Data InterfaceJESD204B, SPI, Parallel, Serial
Input Range2 Vpp
Number of A/D Converters2
Number of Bits14
Sampling Rate (Per Second)250 M
Supplied ContentsBoard(s)
Utilized IC / PartADS42JB49

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$

Description

General part information

ADS42JB49 Series

The ADS42JB69 and ADS42JB49 are high-linearity, dual-channel, 16- and 14-bit, 250-MSPS, analog-to-digital converters (ADCs). These devices support the JESD204B serial interface with data rates up to3.125 Gbps. The buffered analog input provides uniform input impedance across a wide frequency range while minimizing sample-and-hold glitch energy making it easy to drive analog inputs up to very high input frequencies. A sampling clock divider allows more flexibility for system clock architecture design. The devices employ internal dither algorithms to provide excellent spurious-free dynamic range (SFDR) over a large input frequency range.

The ADS42JB69 and ADS42JB49 are high-linearity, dual-channel, 16- and 14-bit, 250-MSPS, analog-to-digital converters (ADCs). These devices support the JESD204B serial interface with data rates up to3.125 Gbps. The buffered analog input provides uniform input impedance across a wide frequency range while minimizing sample-and-hold glitch energy making it easy to drive analog inputs up to very high input frequencies. A sampling clock divider allows more flexibility for system clock architecture design. The devices employ internal dither algorithms to provide excellent spurious-free dynamic range (SFDR) over a large input frequency range.

Documents

Technical documentation and resources

No documents available