Texas Instruments-CD4001UBPWR Logic Gates NOR Gate 4-Element 2-IN CMOS 14-Pin TSSOP T/R

Integrated Circuits (ICs)

SN74LV08ATPWRQ1

Obsolete

Texas Instruments

AND GATE 4-ELEMENT 2-IN CMOS AUTOMOTIVE AEC-Q100 14-PIN TSSOP T/R

Deep-Dive with AI

Search across all available documentation for this part.

Integrated Circuits (ICs)

SN74LV08ATPWRQ1

Obsolete

Texas Instruments

AND GATE 4-ELEMENT 2-IN CMOS AUTOMOTIVE AEC-Q100 14-PIN TSSOP T/R

Deep-Dive with AI

Specifications Series Pricing Description Documents

Technical Specifications

Parameters and characteristics for this part

Specification	SN74LV08ATPWRQ1

Current - Output High, Low [custom]	12 mA
Current - Output High, Low [custom]	12 mA
Current - Quiescent (Max) [Max]	20 µA
Grade	Automotive
Input Logic Level - High	1.5 V
Input Logic Level - Low	0.5 V
Logic Type	AND Gate
Max Propagation Delay @ V, Max CL	7.9 ns
Mounting Type	Surface Mount
Number of Circuits	4
Number of Inputs	2
Operating Temperature [Max]	105 ░C
Operating Temperature [Min]	-40 °C
Package / Case	14-TSSOP
Package / Case [custom]	0.173 "
Package / Case [custom]	4.4 mm
Qualification	AEC-Q100
Supplier Device Package	14-TSSOP
Voltage - Supply [Max]	5.5 V
Voltage - Supply [Min]	2 V

SN74LV08A-EP Series

4-ch, 2-input 2-V to 5.5-V high-speed (7 ns) AND gate

Part	Operating Temperature [Max]	Operating Temperature [Min]	Supplier Device Package	Max Propagation Delay @ V, Max CL	Mounting Type	Current - Output High, Low [custom]	Current - Output High, Low [custom]	Logic Type	Voltage - Supply [Max]	Voltage - Supply [Min]	Input Logic Level - High	Number of Inputs	Current - Quiescent (Max) [Max]	Number of Circuits	Package / Case [custom]	Package / Case [custom]	Package / Case	Input Logic Level - Low	Package / Case [x]	Package / Case [y]	Qualification	Grade
Texas Instruments SN74LV08APW	125 °C	-40 °C	14-TSSOP	7.9 ns	Surface Mount	12 mA	12 mA	AND Gate	5.5 V	2 V	1.5 V	2	20 µA	4	0.173 "	4.4 mm	14-TSSOP	0.5 V
Texas Instruments SN74LV08ARGYRG4	125 °C	-40 °C	14-VQFN (3.5x3.5)	7.9 ns	Surface Mount	12 mA	12 mA	AND Gate	5.5 V	2 V	1.5 V	2	20 µA	4			14-VFQFN Exposed Pad	0.5 V
Texas Instruments SN74LV08ARGYR	125 °C	-40 °C	14-VQFN (3.5x3.5)	7.9 ns	Surface Mount	12 mA	12 mA	AND Gate	5.5 V	2 V	1.5 V	2	20 µA	4			14-VFQFN Exposed Pad	0.5 V
Texas Instruments SN74LV08AD	125 °C	-40 °C		7.9 ns	Surface Mount	12 mA	12 mA	AND Gate	5.5 V	2 V	1.5 V	2	20 µA	4			14-SOIC	0.5 V	0.154 in	3.9 mm
Texas Instruments SN74LV08ADR	125 °C	-40 °C		7.9 ns	Surface Mount	12 mA	12 mA	AND Gate	5.5 V	2 V	1.5 V	2	20 µA	4			14-SOIC	0.5 V	0.154 in	3.9 mm
Texas Instruments SN74LV08APWT	125 °C	-40 °C	14-TSSOP	7.9 ns	Surface Mount	12 mA	12 mA	AND Gate	5.5 V	2 V	1.5 V	2	20 µA	4	0.173 "	4.4 mm	14-TSSOP	0.5 V
Texas Instruments SN74LV08ADRE4	125 °C	-40 °C		7.9 ns	Surface Mount	12 mA	12 mA	AND Gate	5.5 V	2 V	1.5 V	2	20 µA	4			14-SOIC	0.5 V	0.154 in	3.9 mm
Texas Instruments SN74LV08ATPWRQ1	105 ░C	-40 °C	14-TSSOP	7.9 ns	Surface Mount	12 mA	12 mA	AND Gate	5.5 V	2 V	1.5 V	2	20 µA	4	0.173 "	4.4 mm	14-TSSOP	0.5 V			AEC-Q100	Automotive
Texas Instruments SN74LV08AMPWREP	125 °C	-55 °C	14-TSSOP	7.9 ns	Surface Mount	12 mA	12 mA	AND Gate	5.5 V	2 V	1.5 V	2	20 µA	4	0.173 "	4.4 mm	14-TSSOP	0.5 V
Texas Instruments SN74LV08APWTG4	125 °C	-40 °C	14-TSSOP	7.9 ns	Surface Mount	12 mA	12 mA	AND Gate	5.5 V	2 V	1.5 V	2	20 µA	4	0.173 "	4.4 mm	14-TSSOP	0.5 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

Distributor	Package	Quantity	$

Description

General part information

SN74LV08A-EP Series

This quadruple 2-input positive-AND gate is designed for 2-V to 5.5-V VCCoperation.

The SN74LV08A-EP performs the Boolean function Y = A • B or Y = (A\ + B\)\ in positive logic.

This device is fully specified for partial-power-down applications using Ioff. The Ioffcircuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

Documents

Technical documentation and resources

No documents available