Zenode.ai Logo
Beta
Texas Instruments-TPS2010DRG4 Power Switches Power Switch Hi Side 1-OUT 0A 140mOhm 8-Pin SOIC T/R
Integrated Circuits (ICs)

DS92LV010ATMX

LTB
Texas Instruments

LVDS TRANSCEIVER 100MBPS 0.36V 8-PIN SOIC T/R

Deep-Dive with AI

Search across all available documentation for this part.

Texas Instruments-TPS2010DRG4 Power Switches Power Switch Hi Side 1-OUT 0A 140mOhm 8-Pin SOIC T/R
Integrated Circuits (ICs)

DS92LV010ATMX

LTB
Texas Instruments

LVDS TRANSCEIVER 100MBPS 0.36V 8-PIN SOIC T/R

Deep-Dive with AI

Technical Specifications

Parameters and characteristics for this part

SpecificationDS92LV010ATMX
Data Rate100 Mbps
DuplexHalf
Mounting TypeSurface Mount
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Package / Case8-SOIC
Package / Case [x]0.154 in
Package / Case [y]3.9 mm
ProtocolLVDS
TypeTransceiver
Voltage - Supply [Max]5.5 V
Voltage - Supply [Min]3 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyCut Tape (CT) 1$ 5.37
Digi-Reel® 1$ 5.37
Tape & Reel (TR) 2500$ 2.70

Description

General part information

DS92LV010A Series

The DS92LV010A is one in a series of transceivers designed specifically for the high speed, low power proprietary bus backplane interfaces. The device operates from a single 3.3V or 5.0V power supply and includes one differential line driver and one receiver. To minimize bus loading the driver outputs and receiver inputs are internally connected. The logic interface provides maximum flexibility as 4 separate lines are provided (DIN, DE,RE, and ROUT). The device also features flow through which allows easy PCB routing for short stubs between the bus pins and the connector. The driver has 10 mA drive capability, allowing it to drive heavily loaded backplanes, with impedance as low as 27 Ohms.

The driver translates between TTL levels (single-ended) to Low Voltage Differential Signaling levels. This allows for high speed operation, while consuming minimal power with reduced EMI. In addition the differential signaling provides common mode noise rejection of ±1V.

The receiver threshold is ±100mV over a ±1V common mode range and translates the low voltage differential levels to standard (CMOS/TTL) levels.

Documents

Technical documentation and resources

No documents available