Zenode.ai Logo
Beta
32-EPAD-TQFP
Integrated Circuits (ICs)

SY69753ALHG

Active
Microchip Technology

3.3V 155 MBPS CDR 32 TQFP 7X7X1.0MM TRAY ROHS COMPLIANT: YES

Deep-Dive with AI

Search across all available documentation for this part.

32-EPAD-TQFP
Integrated Circuits (ICs)

SY69753ALHG

Active
Microchip Technology

3.3V 155 MBPS CDR 32 TQFP 7X7X1.0MM TRAY ROHS COMPLIANT: YES

Technical Specifications

Parameters and characteristics for this part

SpecificationSY69753ALHG
Differential - Input:Output [custom]True
Differential - Input:Output [custom]True
Frequency - Max [Max]155 Mbps
InputPECL
Main PurposeEthernet, SONET/SDH, ATM OC-3
Mounting TypeSurface Mount
Number of Circuits1
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
OutputPECL
Package / Case32-TQFP Exposed Pad
PLLTrue
Ratio - Input:Output [custom]1:3
Supplier Device Package32-TQFP-EP
Supplier Device Package [custom]7x7
Voltage - Supply [Max]3.45 V
Voltage - Supply [Min]3.15 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyTray 1$ 24.68
25$ 20.57
100$ 18.70
Microchip DirectTRAY 1$ 24.68
25$ 20.57
100$ 18.70
1000$ 17.28
5000$ 16.40
NewarkEach 100$ 19.27

Description

General part information

SY69753AL Series

The SY69753AL is a complete Clock Recovery and Data Retiming integrated circuit for OC-3/STS-3 applications at 155Mbps NRZ. The device is ideally suited for SONET/SDH/ATM applications and other high-speed data transmission systems.

Clock recovery and data retiming is performed by synchronizing the on-chip VCO directly to the incoming data stream. The VCO center frequency is controlled by the reference clock frequency and the selected divide ratio. On-chip clock generation is performed through the use of a frequency multiplier PLL with a byte rate source as reference.

The SY69753AL also includes a link fault detection circuit.