Zenode.ai Logo
Beta
20-SSOP
Integrated Circuits (ICs)

SN74LVT574DBR

Obsolete
Texas Instruments

IC FF D-TYPE SNGL 8BIT 20SSOP

Deep-Dive with AI

Search across all available documentation for this part.

DocumentsDatasheet
20-SSOP
Integrated Circuits (ICs)

SN74LVT574DBR

Obsolete
Texas Instruments

IC FF D-TYPE SNGL 8BIT 20SSOP

Deep-Dive with AI

DocumentsDatasheet

Technical Specifications

Parameters and characteristics for this part

SpecificationSN74LVT574DBR
Clock Frequency150 MHz
Current - Output High, Low [custom]64 mA
Current - Output High, Low [custom]32 mA
Current - Quiescent (Iq)190 çA
FunctionStandard
Input Capacitance4 pF
Max Propagation Delay @ V, Max CL6.6 ns
Mounting TypeSurface Mount
Number of Bits per Element8
Number of Elements1
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Output TypeTri-State, Non-Inverted
Package / Case20-SSOP
Supplier Device Package20-SSOP
Trigger TypePositive Edge
TypeD-Type
Voltage - Supply [Max]3.6 V
Voltage - Supply [Min]2.7 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$

Description

General part information

SN74LVT574 Series

These octal flip-flops are designed specifically for low-voltage (3.3-V) VCCoperation, but with the capability to provide a TTL interface to a 5-V system environment.

The eight flip-flops of the ´LVT574 are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels set up at the data (D) inputs.

A buffered output-enableinput can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.does not affect the internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

Documents

Technical documentation and resources