Zenode.ai Logo
Beta
onsemi-MC100EPT26MNR4 Level Translators Translator LVDS/LVPECL to LVTTL 2-CH Unidirectional 8-Pin DFN EP T/R
Integrated Circuits (ICs)

MC100EP32MNR4G

Active
ON Semiconductor

CLOCK DIVIDER BUFFER 1-OUT 1-IN 1:1 8-PIN DFN EP T/R

Deep-Dive with AI

Search across all available documentation for this part.

onsemi-MC100EPT26MNR4 Level Translators Translator LVDS/LVPECL to LVTTL 2-CH Unidirectional 8-Pin DFN EP T/R
Integrated Circuits (ICs)

MC100EP32MNR4G

Active
ON Semiconductor

CLOCK DIVIDER BUFFER 1-OUT 1-IN 1:1 8-PIN DFN EP T/R

Deep-Dive with AI

Technical Specifications

Parameters and characteristics for this part

SpecificationMC100EP32MNR4G
Count Rate4 GHz
Logic TypeDivide-by-2
Mounting TypeSurface Mount
Number of Bits per Element1
Number of Elements1
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Package / Case8-VFDFN Exposed Pad
ResetAsynchronous
Supplier Device Package8-DFN (2x2)
Trigger TypeNegative, Positive
Voltage - Supply [Max]5.5 V
Voltage - Supply [Min]3 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyCut Tape (CT) 1$ 10.33
10$ 9.33
25$ 8.90
100$ 7.38
250$ 6.73
500$ 6.29
Digi-Reel® 1$ 10.33
10$ 9.33
25$ 8.90
100$ 7.38
250$ 6.73
500$ 6.29
Tape & Reel (TR) 1000$ 5.37
NewarkEach (Supplied on Full Reel) 1000$ 5.38
1500$ 5.12

Description

General part information

MC100EP32 Series

The MC10/100EP32 is an integrated divide by 2 divider with differential CLK inputs.The VBBpin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to VBBas a switching reference voltage. VBBmay also rebias AC coupled inputs. When used, decouple VBBand VCCvia a 0.01μF capacitor and limit current sourcing or sinking to 0.5mA. When not used, VBBshould be left open.The reset pin is asynchronous and is asserted on the rising edge. Upon power-up, the internal flip-flops will attain a random state; the reset allows for the synchronization of multiple EP32's in a system.The 100 Series contains temperature compensation.

Documents

Technical documentation and resources