Zenode.ai Logo
Beta
8 SOIC
Integrated Circuits (ICs)

MC100EP32DG

Active
ON Semiconductor

ECL DIVIDE-BY-2 DIVIDER, 4 GHZ, 3.3 V / 5 V, SOIC-8

Deep-Dive with AI

Search across all available documentation for this part.

8 SOIC
Integrated Circuits (ICs)

MC100EP32DG

Active
ON Semiconductor

ECL DIVIDE-BY-2 DIVIDER, 4 GHZ, 3.3 V / 5 V, SOIC-8

Deep-Dive with AI

Technical Specifications

Parameters and characteristics for this part

SpecificationMC100EP32DG
Count Rate4 GHz
Logic TypeDivide-by-2
Mounting TypeSurface Mount
Number of Bits per Element1
Number of Elements1
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Package / Case8-SOIC
Package / Case [x]0.154 in
Package / Case [y]3.9 mm
ResetAsynchronous
Supplier Device Package8-SOIC
Trigger TypeNegative, Positive
Voltage - Supply [Max]5.5 V
Voltage - Supply [Min]3 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyTube 1$ 11.77
10$ 10.63
98$ 8.41
294$ 7.66
588$ 7.17
1078$ 6.43
NewarkEach 50$ 6.88
196$ 6.42
294$ 6.35

Description

General part information

MC100EP32 Series

The MC10/100EP32 is an integrated divide by 2 divider with differential CLK inputs.The VBBpin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to VBBas a switching reference voltage. VBBmay also rebias AC coupled inputs. When used, decouple VBBand VCCvia a 0.01μF capacitor and limit current sourcing or sinking to 0.5mA. When not used, VBBshould be left open.The reset pin is asynchronous and is asserted on the rising edge. Upon power-up, the internal flip-flops will attain a random state; the reset allows for the synchronization of multiple EP32's in a system.The 100 Series contains temperature compensation.

Documents

Technical documentation and resources