Zenode.ai Logo
Beta
Log InSign Up
20-SOIC
Integrated Circuits (ICs)

CY74FCT2573CTSOC

Active
Texas Instruments

OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS AND SERIES DAMPING RESISTORS

Deep-Dive with AI

Search across all available documentation for this part.

DocumentsCYFCT Parameter Measurement InformationUnderstanding and Interpreting Standard-Logic Data Sheets (Rev. C)+7
20-SOIC
Integrated Circuits (ICs)

CY74FCT2573CTSOC

Active
Texas Instruments

OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS AND SERIES DAMPING RESISTORS

Deep-Dive with AI

DocumentsCYFCT Parameter Measurement InformationUnderstanding and Interpreting Standard-Logic Data Sheets (Rev. C)+7

Technical Specifications

Parameters and characteristics for this part

SpecificationCY74FCT2573CTSOC
Circuit [custom]8
Circuit [custom]8
Current - Output High, Low [custom]15 mA
Current - Output High, Low [custom]12 mA
Independent Circuits1
Logic TypeD-Type Transparent Latch
Mounting TypeSurface Mount
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Output TypeTri-State
Package / Case20-SOIC
Package / Case [y]0.295 in
Package / Case [y]7.5 mm
Supplier Device Package20-SOIC
Voltage - Supply [Max]5.25 V
Voltage - Supply [Min]4.75 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyTube 1$ 1.22
10$ 1.09
25$ 1.03
100$ 0.88
250$ 0.83
500$ 0.73
Texas InstrumentsTUBE 1$ 1.30
100$ 1.07
250$ 0.77
1000$ 0.58

Description

General part information

CY74FCT2573T Series

The CY74FCT2573T is an 8-bit, high-speed CMOS, TTL-compatible buffered latch with 3-state outputs that is ideal for driving high-capacitance loads, such as memory and address buffers. On-chip 25-termination resistors at the outputs reduce system noise caused by reflections. The CY74FCT2573T can replace the CY74FCT573T to reduce noise in an existing design.

When the latch-enable (LE) input is high, the flip-flops appear transparent to the data. Data that meets the required setup times are latched when LE transitions from high to low. Data appears on the bus when the output-enable (OE\) input is low. When OE\ is high, the bus output is in the high-impedance state. In this mode, data can be entered into the latches.

This device is fully specified for partial-power-down applications using Ioff. The Ioffcircuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.