Zenode.ai Logo
Beta
16-SO
Integrated Circuits (ICs)

CD4019BNSR

Active
Texas Instruments

IC QUAD AND/OR SELECT GATE 16SO

Deep-Dive with AI

Search across all available documentation for this part.

16-SO
Integrated Circuits (ICs)

CD4019BNSR

Active
Texas Instruments

IC QUAD AND/OR SELECT GATE 16SO

Technical Specifications

Parameters and characteristics for this part

SpecificationCD4019BNSR
Current - Output High, Low [custom]6.8 mA
Current - Output High, Low [custom]6.8 mA
Logic TypeAND/OR Gate
Mounting TypeSurface Mount
Number of Circuits4
Number of Inputs2
Operating Temperature [Max]125 °C
Operating Temperature [Min]-55 °C
Output TypeSingle-Ended
Package / Case0.209 "
Package / Case16-SOIC
Package / Case5.3 mm
Schmitt Trigger InputFalse
Supplier Device Package16-SO
Voltage - Supply [Max]18 V
Voltage - Supply [Min]3 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyCut Tape (CT) 1$ 0.61
10$ 0.53
25$ 0.49
100$ 0.39
250$ 0.36
500$ 0.31
1000$ 0.24
Digi-Reel® 1$ 0.61
10$ 0.53
25$ 0.49
100$ 0.39
250$ 0.36
500$ 0.31
1000$ 0.24
Tape & Reel (TR) 2000$ 0.16
Texas InstrumentsLARGE T&R 1$ 0.46
100$ 0.31
250$ 0.24
1000$ 0.16

Description

General part information

CD4019B-MIL Series

CD4019B types consist of four AND/OR select gate configurations, each consisting of two 2-input AND gates driving a single-input OR gate. Selection is accomplished by control bits Kaand Kb. In addition to selection of either channel A or channel B information, the control bits can be applied simultaneously to accomplish the logical A + B function.

The CD4019B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

CD4019B types consist of four AND/OR select gate configurations, each consisting of two 2-input AND gates driving a single-input OR gate. Selection is accomplished by control bits Kaand Kb. In addition to selection of either channel A or channel B information, the control bits can be applied simultaneously to accomplish the logical A + B function.