Zenode.ai Logo
Beta
16-DIP SOT38-1
Integrated Circuits (ICs)

CD4019BEG4

Unknown
Texas Instruments

IC QUAD AND/OR SELECT GATE 16DIP

Deep-Dive with AI

Search across all available documentation for this part.

16-DIP SOT38-1
Integrated Circuits (ICs)

CD4019BEG4

Unknown
Texas Instruments

IC QUAD AND/OR SELECT GATE 16DIP

Deep-Dive with AI

Technical Specifications

Parameters and characteristics for this part

SpecificationCD4019BEG4
Current - Output High, Low [custom]6.8 mA
Current - Output High, Low [custom]6.8 mA
Logic TypeAND/OR Gate
Mounting TypeThrough Hole
Number of Circuits4
Number of Inputs2
Operating Temperature [Max]125 °C
Operating Temperature [Min]-55 °C
Output TypeSingle-Ended
Package / Case0.3 in
Package / Case16-DIP
Package / Case7.62 mm
Schmitt Trigger InputFalse
Supplier Device Package16-PDIP
Voltage - Supply [Max]18 V
Voltage - Supply [Min]3 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyTube 1925$ 0.22

Description

General part information

CD4019B-MIL Series

CD4019B types consist of four AND/OR select gate configurations, each consisting of two 2-input AND gates driving a single-input OR gate. Selection is accomplished by control bits Kaand Kb. In addition to selection of either channel A or channel B information, the control bits can be applied simultaneously to accomplish the logical A + B function.

The CD4019B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

CD4019B types consist of four AND/OR select gate configurations, each consisting of two 2-input AND gates driving a single-input OR gate. Selection is accomplished by control bits Kaand Kb. In addition to selection of either channel A or channel B information, the control bits can be applied simultaneously to accomplish the logical A + B function.

Documents

Technical documentation and resources

No documents available