Zenode.ai Logo
Beta
16 SOIC
Integrated Circuits (ICs)

CD4019BM96

Active
Texas Instruments

IC QUAD AND/OR SELCT GATE 16SOIC

Deep-Dive with AI

Search across all available documentation for this part.

16 SOIC
Integrated Circuits (ICs)

CD4019BM96

Active
Texas Instruments

IC QUAD AND/OR SELCT GATE 16SOIC

Technical Specifications

Parameters and characteristics for this part

SpecificationCD4019BM96
Current - Output High, Low [custom]6.8 mA
Current - Output High, Low [custom]6.8 mA
Logic TypeAND/OR Gate
Mounting TypeSurface Mount
Number of Circuits4
Number of Inputs2
Operating Temperature [Max]125 °C
Operating Temperature [Min]-55 °C
Output TypeSingle-Ended
Package / Case16-SOIC
Package / Case [x]0.154 in
Package / Case [y]3.9 mm
Schmitt Trigger InputFalse
Supplier Device Package16-SOIC
Voltage - Supply [Max]18 V
Voltage - Supply [Min]3 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyCut Tape (CT) 1$ 0.47
10$ 0.40
25$ 0.37
100$ 0.30
250$ 0.28
500$ 0.24
1000$ 0.18
Digi-Reel® 1$ 0.47
10$ 0.40
25$ 0.37
100$ 0.30
250$ 0.28
500$ 0.24
1000$ 0.18
Tape & Reel (TR) 2500$ 0.13
Texas InstrumentsLARGE T&R 1$ 0.35
100$ 0.24
250$ 0.18
1000$ 0.12

Description

General part information

CD4019B-MIL Series

CD4019B types consist of four AND/OR select gate configurations, each consisting of two 2-input AND gates driving a single-input OR gate. Selection is accomplished by control bits Kaand Kb. In addition to selection of either channel A or channel B information, the control bits can be applied simultaneously to accomplish the logical A + B function.

The CD4019B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

CD4019B types consist of four AND/OR select gate configurations, each consisting of two 2-input AND gates driving a single-input OR gate. Selection is accomplished by control bits Kaand Kb. In addition to selection of either channel A or channel B information, the control bits can be applied simultaneously to accomplish the logical A + B function.