Zenode.ai Logo
Beta
32-LQFP
Integrated Circuits (ICs)

CDCLVD110AVFRG4

Unknown
Texas Instruments

IC CLK BUFFER 2:10 1.1GHZ 32LQFP

Deep-Dive with AI

Search across all available documentation for this part.

32-LQFP
Integrated Circuits (ICs)

CDCLVD110AVFRG4

Unknown
Texas Instruments

IC CLK BUFFER 2:10 1.1GHZ 32LQFP

Deep-Dive with AI

Technical Specifications

Parameters and characteristics for this part

SpecificationCDCLVD110AVFRG4
Differential - Input:Output [custom]True
Differential - Input:Output [custom]True
Frequency - Max [Max]1.1 GHz
InputLVDS
Mounting TypeSurface Mount
Number of Circuits1
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
OutputLVDS
Package / Case32-LQFP
Ratio - Input:Output [custom]10
Ratio - Input:Output [custom]2
Supplier Device Package32-LQFP (7x7)
TypeFanout Buffer (Distribution), Multiplexer
Voltage - Supply [Max]2.625 V
Voltage - Supply [Min]2.375 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyTape & Reel (TR) 1000$ 7.32

Description

General part information

CDCLVD110A Series

The CDCLVD110A clock driver distributes one pair of differential LVDS clock inputs (either CLK0 or CLK1) to 10 pairs of differential clock outputs (Q0 to Q9) with minimum skew for clock distribution. The CDCLVD110A is specifically designed to drive 50-Ω transmission lines.

When the control enable is high (EN = 1), the 10 differential outputs are programmable in that each output can be individually enabled or disabled(3-stated) according to the first 10 bits loaded into the shift register. Once the shift register is loaded, the last bit selects either CLK0 or CLK1 as the clock input. However, when EN = 0, the outputs are not programmable and all outputs are enabled.

The CDCLVD110A has an improved start-up circuit that minimizes enabling time in AC- and DC-coupled systems.

Documents

Technical documentation and resources

No documents available