CDCLVD110A Series

1-to-10 LVDS clock buffer up to 1100-MHz with minimum skew for clock distribution

Catalog

1-to-10 LVDS clock buffer up to 1100-MHz with minimum skew for clock distribution

Part	Mounting Type	Output	Voltage - Supply [Min]	Voltage - Supply [Max]	Ratio - Input:Output [custom]	Ratio - Input:Output [custom]	Input	Supplier Device Package	Frequency - Max [Max]	Number of Circuits	Operating Temperature [Max]	Operating Temperature [Min]	Type	Package / Case
Texas Instruments CDCLVD110VF	Surface Mount	LVDS	2.375 V	2.625 V	10	2	LVDS	32-LQFP (7x7)	1.1 GHz	1	85 °C	-40 °C	Fanout Buffer (Distribution) Multiplexer	32-LQFP
Texas Instruments CDCLVD110AVF	Surface Mount	LVDS	2.375 V	2.625 V	10	2	LVDS	32-LQFP (7x7)	1.1 GHz	1	85 °C	-40 °C	Fanout Buffer (Distribution) Multiplexer	32-LQFP
Texas Instruments CDCLVD110ARHBRG4	Surface Mount	LVDS	2.375 V	2.625 V	10	2	LVDS	32-VQFN (5x5)	1.1 GHz	1	85 °C	-40 °C	Fanout Buffer (Distribution) Multiplexer	32-VFQFN Exposed Pad
Texas Instruments CDCLVD110ARHBR	Surface Mount	LVDS	2.375 V	2.625 V	10	2	LVDS	32-VQFN (5x5)	1.1 GHz	1	85 °C	-40 °C	Fanout Buffer (Distribution) Multiplexer	32-VFQFN Exposed Pad
Texas Instruments CDCLVD110AVFRG4	Surface Mount	LVDS	2.375 V	2.625 V	10	2	LVDS	32-LQFP (7x7)	1.1 GHz	1	85 °C	-40 °C	Fanout Buffer (Distribution) Multiplexer	32-LQFP
Texas Instruments CDCLVD110ARHBT	Surface Mount	LVDS	2.375 V	2.625 V	10	2	LVDS	32-VQFN (5x5)	1.1 GHz	1	85 °C	-40 °C	Fanout Buffer (Distribution) Multiplexer	32-VFQFN Exposed Pad
Texas Instruments CDCLVD110VFRG4	Surface Mount	LVDS	2.375 V	2.625 V	10	2	LVDS	32-LQFP (7x7)	1.1 GHz	1	85 °C	-40 °C	Fanout Buffer (Distribution) Multiplexer	32-LQFP

Catalog

1-to-10 LVDS clock buffer up to 1100-MHz with minimum skew for clock distribution

Key Features

• Low-Output Skew <30 ps (Typical) for Clock-Distribution ApplicationsDistributes One Differential Clock Input to 10 LVDS Differential Clock OutputsVCCRange: 2.5 V ±5%Typical Signaling Rate Capability of Up to 1.1 GHzConfigurable Register (SI/CK) Individually Enables Disables Outputs, Selectable CLK0,CLK0or CLK1,CLK1InputsFull Rail-to-Rail Common-Mode Input RangeReceiver Input Threshold: ±100 mVAvailable in 32-Pin LQFP and VQFN PackageFail-Safe I/O-Pins for VDD= 0 V (Power Down)Low-Output Skew <30 ps (Typical) for Clock-Distribution ApplicationsDistributes One Differential Clock Input to 10 LVDS Differential Clock OutputsVCCRange: 2.5 V ±5%Typical Signaling Rate Capability of Up to 1.1 GHzConfigurable Register (SI/CK) Individually Enables Disables Outputs, Selectable CLK0,CLK0or CLK1,CLK1InputsFull Rail-to-Rail Common-Mode Input RangeReceiver Input Threshold: ±100 mVAvailable in 32-Pin LQFP and VQFN PackageFail-Safe I/O-Pins for VDD= 0 V (Power Down)

Description

The CDCLVD110A clock driver distributes one pair of differential LVDS clock inputs (either CLK0 or CLK1) to 10 pairs of differential clock outputs (Q0 to Q9) with minimum skew for clock distribution. The CDCLVD110A is specifically designed to drive 50-Ω transmission lines. When the control enable is high (EN = 1), the 10 differential outputs are programmable in that each output can be individually enabled or disabled(3-stated) according to the first 10 bits loaded into the shift register. Once the shift register is loaded, the last bit selects either CLK0 or CLK1 as the clock input. However, when EN = 0, the outputs are not programmable and all outputs are enabled. The CDCLVD110A has an improved start-up circuit that minimizes enabling time in AC- and DC-coupled systems. The CDCLVD110A is characterized for operation from –40°C to 85°C. The CDCLVD110A clock driver distributes one pair of differential LVDS clock inputs (either CLK0 or CLK1) to 10 pairs of differential clock outputs (Q0 to Q9) with minimum skew for clock distribution. The CDCLVD110A is specifically designed to drive 50-Ω transmission lines. When the control enable is high (EN = 1), the 10 differential outputs are programmable in that each output can be individually enabled or disabled(3-stated) according to the first 10 bits loaded into the shift register. Once the shift register is loaded, the last bit selects either CLK0 or CLK1 as the clock input. However, when EN = 0, the outputs are not programmable and all outputs are enabled. The CDCLVD110A has an improved start-up circuit that minimizes enabling time in AC- and DC-coupled systems. The CDCLVD110A is characterized for operation from –40°C to 85°C.