Zenode.ai Logo
Beta
16 SOIC Pin View
Integrated Circuits (ICs)

NLV74HC390ADR2G

Obsolete
ON Semiconductor

DUAL 4-STAGE BINARY RIPPLE COUNTER WITH ÷2 AND ÷5 SECTIONS

Deep-Dive with AI

Search across all available documentation for this part.

16 SOIC Pin View
Integrated Circuits (ICs)

NLV74HC390ADR2G

Obsolete
ON Semiconductor

DUAL 4-STAGE BINARY RIPPLE COUNTER WITH ÷2 AND ÷5 SECTIONS

Technical Specifications

Parameters and characteristics for this part

SpecificationNLV74HC390ADR2G
Count Rate50 MHz
GradeAutomotive
Logic TypeCounter, Decade
Mounting TypeSurface Mount
Number of Bits per Element4
Number of Elements2
Operating Temperature [Max]125 °C
Operating Temperature [Min]-55 °C
Package / Case16-SOIC
Package / Case [x]0.154 in
Package / Case [y]3.9 mm
QualificationAEC-Q100
ResetAsynchronous
Supplier Device Package16-SOIC
Trigger TypeNegative Edge
Voltage - Supply [Max]6 V
Voltage - Supply [Min]2 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyCut Tape (CT) 1$ 0.55
10$ 0.47
25$ 0.44
100$ 0.33
250$ 0.28
500$ 0.26
1000$ 0.19
Digi-Reel® 1$ 0.55
10$ 0.47
25$ 0.44
100$ 0.33
250$ 0.28
500$ 0.26
1000$ 0.19
Tape & Reel (TR) 2500$ 0.18
5000$ 0.17
12500$ 0.16
25000$ 0.16
62500$ 0.16
NewarkEach (Supplied on Full Reel) 1$ 0.21
3000$ 0.21
6000$ 0.19
12000$ 0.18
18000$ 0.17
30000$ 0.16

Description

General part information

MC74HC390A Series

High-Performance Silicon-Gate CMOSThe MC74HC390A is identical in pinout to the LS390. The device inputs are compatible with standard CMOS outputs; with pullup resistors,they are compatible with LSTTL outputs.This device consists of two independent 4-bit counters, each composed of a divide-by-two and a divide-by-five section. The divide-by-two and divide-by-five counters have separate clock inputs, and can be cascaded to implement various combinations of divide-by-2 and/or divide-by-5 up to a divide-by-100 counter.Flip-flops internal to the counters are triggered by high-to-low transitions of the clock input. A separate, asynchronous reset is provided for each 4-bitcounter. State changes of the Q outputs do not occur simultaneously because of internal ripple delays. Therefore, decoded output signals are subject to decoding spikes and should not be used as clocks or strobes except when gated with the Clock of the HC390A.