
SN74AHC595N
ActiveEIGHT-BIT SHIFT REGISTERS WITH TRI-STATE OUTPUT REGISTERS
Deep-Dive with AI
Search across all available documentation for this part.

SN74AHC595N
ActiveEIGHT-BIT SHIFT REGISTERS WITH TRI-STATE OUTPUT REGISTERS
Technical Specifications
Parameters and characteristics for this part
| Specification | SN74AHC595N |
|---|---|
| Function | Serial to Parallel, Serial |
| Logic Type | Shift Register |
| Mounting Type | Through Hole |
| Number of Bits per Element | 8 |
| Number of Elements | 1 |
| Operating Temperature [Max] | 125 °C |
| Operating Temperature [Min] | -40 °C |
| Output Type | Tri-State |
| Package / Case | 0.3 in |
| Package / Case | 16-DIP |
| Package / Case | 7.62 mm |
| Supplier Device Package | 16-PDIP |
| Voltage - Supply [Max] | 5.5 V |
| Voltage - Supply [Min] | 2 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Tube | 1 | $ 0.81 | |
| 10 | $ 0.71 | |||
| 25 | $ 0.67 | |||
| 100 | $ 0.55 | |||
| 250 | $ 0.51 | |||
| 500 | $ 0.43 | |||
| 1000 | $ 0.35 | |||
| 2500 | $ 0.31 | |||
| 5000 | $ 0.29 | |||
| Texas Instruments | TUBE | 1 | $ 0.70 | |
| 100 | $ 0.48 | |||
| 250 | $ 0.37 | |||
| 1000 | $ 0.24 | |||
Description
General part information
SN74AHC595-Q1 Series
The SN74AHC595 device contains an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. The storage register has parallel 3-state outputs. Separate clocks are provided for both the shift and storage registers. The shift register has a direct overriding clear ( SRCLR) input, a serial (SER) input, and a serial output for cascading. When the output-enable ( OE) input is high, all outputs except QH′ are in the high-impedance state.
The SN74AHC595 device contains an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. The storage register has parallel 3-state outputs. Separate clocks are provided for both the shift and storage registers. The shift register has a direct overriding clear ( SRCLR) input, a serial (SER) input, and a serial output for cascading. When the output-enable ( OE) input is high, all outputs except QH′ are in the high-impedance state.
Documents
Technical documentation and resources