Zenode.ai Logo
Beta
Texas Instruments-TL1451INSR DC to DC Controllers DC/DC Cntrlr Dual-OUT Step Up 500kHz 16-Pin SOP T/R
Integrated Circuits (ICs)

SN74AHC595NSR

Obsolete
Texas Instruments

SHIFT REGISTER SINGLE 8-BIT SERIAL TO SERIAL/PARALLEL 16-PIN SOP T/R

Deep-Dive with AI

Search across all available documentation for this part.

DocumentsDatasheet
Texas Instruments-TL1451INSR DC to DC Controllers DC/DC Cntrlr Dual-OUT Step Up 500kHz 16-Pin SOP T/R
Integrated Circuits (ICs)

SN74AHC595NSR

Obsolete
Texas Instruments

SHIFT REGISTER SINGLE 8-BIT SERIAL TO SERIAL/PARALLEL 16-PIN SOP T/R

Deep-Dive with AI

DocumentsDatasheet

Technical Specifications

Parameters and characteristics for this part

SpecificationSN74AHC595NSR
FunctionSerial to Parallel, Serial
Logic TypeShift Register
Mounting TypeSurface Mount
Number of Bits per Element8
Number of Elements1
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Output TypeTri-State
Package / Case0.209 "
Package / Case16-SOIC
Package / Case5.3 mm
Supplier Device Package16-SO
Voltage - Supply [Max]5.5 V
Voltage - Supply [Min]2 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$

Description

General part information

SN74AHC595-Q1 Series

The SN74AHC595 device contains an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. The storage register has parallel 3-state outputs. Separate clocks are provided for both the shift and storage registers. The shift register has a direct overriding clear ( SRCLR) input, a serial (SER) input, and a serial output for cascading. When the output-enable ( OE) input is high, all outputs except QH′ are in the high-impedance state.

The SN74AHC595 device contains an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. The storage register has parallel 3-state outputs. Separate clocks are provided for both the shift and storage registers. The shift register has a direct overriding clear ( SRCLR) input, a serial (SER) input, and a serial output for cascading. When the output-enable ( OE) input is high, all outputs except QH′ are in the high-impedance state.

Documents

Technical documentation and resources