Zenode.ai Logo
Beta
SOP (NS)
Integrated Circuits (ICs)

SN74AHC125NSR

Active
Texas Instruments

4-CH, 2-V TO 5.5-V BUFFERS WITH 3-STATE OUTPUTS

Deep-Dive with AI

Search across all available documentation for this part.

SOP (NS)
Integrated Circuits (ICs)

SN74AHC125NSR

Active
Texas Instruments

4-CH, 2-V TO 5.5-V BUFFERS WITH 3-STATE OUTPUTS

Technical Specifications

Parameters and characteristics for this part

SpecificationSN74AHC125NSR
Current - Output High, Low [custom]8 mA
Current - Output High, Low [custom]8 mA
Logic TypeBuffer, Non-Inverting
Mounting TypeSurface Mount
Number of Bits per Element1
Number of Elements4
Operating Temperature [Max]125 °C
Operating Temperature [Min]-40 °C
Output Type3-State
Package / Case14-SOIC
Package / Case [x]0.209 "
Package / Case [y]5.3 mm
Supplier Device Package14-SO
Voltage - Supply [Max]5.5 V
Voltage - Supply [Min]2 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyCut Tape (CT) 1$ 0.66
10$ 0.47
25$ 0.42
100$ 0.37
250$ 0.34
500$ 0.33
1000$ 0.32
Digi-Reel® 1$ 0.66
10$ 0.47
25$ 0.42
100$ 0.37
250$ 0.34
500$ 0.33
1000$ 0.32
Tape & Reel (TR) 2000$ 0.30
4000$ 0.30
6000$ 0.29
10000$ 0.29
14000$ 0.28
20000$ 0.28
Texas InstrumentsLARGE T&R 1$ 0.60
100$ 0.41
250$ 0.32
1000$ 0.21

Description

General part information

SN74AHC125-EP Series

The SNx4AHC125 devices are quadruple bus buffer gates featuring independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable ( OE) input is high. When OE is low, the respective gate passes the data from the A input to its Y output.

To ensure the high-impedance state during power up or power down, OE must be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SNx4AHC125 devices are quadruple bus buffer gates featuring independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable ( OE) input is high. When OE is low, the respective gate passes the data from the A input to its Y output.