
Deep-Dive with AI
Search across all available documentation for this part.
DocumentsDatasheet

Deep-Dive with AI
DocumentsDatasheet
Technical Specifications
Parameters and characteristics for this part
| Specification | SN74AC374DWR |
|---|---|
| Clock Frequency | 155 MHz |
| Current - Output High, Low | 24 mA |
| Current - Quiescent (Iq) | 4 çA |
| Function | Standard |
| Input Capacitance | 4.5 pF |
| Mounting Type | Surface Mount |
| Number of Bits per Element | 8 |
| Number of Elements | 1 |
| Operating Temperature [Max] | 85 °C |
| Operating Temperature [Min] | -40 °C |
| Output Type | Tri-State, Non-Inverted |
| Package / Case | 20-SOIC |
| Package / Case [y] | 0.295 in |
| Package / Case [y] | 7.5 mm |
| Supplier Device Package | 20-SOIC |
| Trigger Type | Positive Edge |
| Type | D-Type |
| Voltage - Supply [Max] | 6 V |
| Voltage - Supply [Min] | 2 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Cut Tape (CT) | 1 | $ 0.92 | |
| 10 | $ 0.81 | |||
| 25 | $ 0.76 | |||
| 100 | $ 0.62 | |||
| 250 | $ 0.57 | |||
| 500 | $ 0.49 | |||
| 1000 | $ 0.39 | |||
| Digi-Reel® | 1 | $ 0.92 | ||
| 10 | $ 0.81 | |||
| 25 | $ 0.76 | |||
| 100 | $ 0.62 | |||
| 250 | $ 0.57 | |||
| 500 | $ 0.49 | |||
| 1000 | $ 0.39 | |||
| Tape & Reel (TR) | 2000 | $ 0.35 | ||
| 6000 | $ 0.33 | |||
| 10000 | $ 0.32 | |||
| Newark | Each (Supplied on Cut Tape) | 1 | $ 0.97 | |
| 10 | $ 0.93 | |||
| 25 | $ 0.88 | |||
| 50 | $ 0.84 | |||
| 100 | $ 0.81 | |||
| 250 | $ 0.78 | |||
| 500 | $ 0.76 | |||
| 1000 | $ 0.75 | |||
Description
General part information
CD74AC374 Series
The eight flip-flops of the ’AC374 devices are D-type edge-triggered flip-flops. On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels set up at the data (D) inputs.
The eight flip-flops of the ’AC374 devices are D-type edge-triggered flip-flops. On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels set up at the data (D) inputs.
Documents
Technical documentation and resources