Integrated Circuits (ICs)

SN74AC374PWR

Active

Texas Instruments

IC FF D-TYPE SNGL 8BIT 20TSSOP

Deep-Dive with AI

Search across all available documentation for this part.

DocumentsDatasheet

Integrated Circuits (ICs)

SN74AC374PWR

Active

Texas Instruments

IC FF D-TYPE SNGL 8BIT 20TSSOP

Deep-Dive with AI

DocumentsDatasheet

Specifications Series Pricing Description Documents

Technical Specifications

Parameters and characteristics for this part

Specification	SN74AC374PWR

Clock Frequency	155 MHz
Current - Output High, Low	24 mA
Current - Quiescent (Iq)	4 çA
Function	Standard
Input Capacitance	4.5 pF
Max Propagation Delay @ V, Max CL	9.5 ns
Mounting Type	Surface Mount
Number of Bits per Element	8
Number of Elements	1
Operating Temperature [Max]	85 °C
Operating Temperature [Min]	-40 °C
Output Type	Tri-State, Non-Inverted
Package / Case	20-TSSOP
Package / Case [x]	0.173 in
Package / Case [y]	4.4 mm
Supplier Device Package	20-TSSOP
Trigger Type	Positive Edge
Type	D-Type
Voltage - Supply [Max]	6 V
Voltage - Supply [Min]	2 V

CD74AC374 Series

Octal D-Type Flip-Flops with 3-State Outputs

Part	Output Type	Number of Elements	Package / Case	Package / Case	Package / Case	Type	Number of Bits per Element	Current - Quiescent (Iq)	Operating Temperature [Max]	Operating Temperature [Min]	Function	Voltage - Supply [Max]	Voltage - Supply [Min]	Trigger Type	Clock Frequency	Input Capacitance	Max Propagation Delay @ V, Max CL	Current - Output High, Low	Supplier Device Package	Mounting Type	Operating Temperature [Max]	Operating Temperature [Min]	Package / Case [y]	Package / Case [y]	Package / Case [x]
Texas Instruments CD74AC374E	Non-Inverted Tri-State	1	20-DIP	7.62 mm	0.3 in	D-Type	8	8 ÁA	125 °C	-55 °C	Standard	5.5 V	1.5 V	Positive Edge	125 MHz	10 pF	10.8 ns	24 mA	20-PDIP	Through Hole
Texas Instruments SN74AC374DWRE4	Non-Inverted Tri-State	1	20-SOIC			D-Type	8	4 çA			Standard	6 V	2 V	Positive Edge	155 MHz	4.5 pF	9.5 ns	24 mA	20-SOIC	Surface Mount	85 °C	-40 °C	0.295 in	7.5 mm
Texas Instruments SN74AC374NSR	Non-Inverted Tri-State	1	20-SOIC	5.3 mm	0.209 "	D-Type	8	4 çA			Standard	6 V	2 V	Positive Edge	155 MHz	4.5 pF	9.5 ns	24 mA	20-SO	Surface Mount	85 °C	-40 °C
Texas Instruments SN74AC374N	Non-Inverted Tri-State	1	20-DIP	7.62 mm	0.3 in	D-Type	8	4 çA			Standard	6 V	2 V	Positive Edge	155 MHz	4.5 pF	9.5 ns	24 mA	20-PDIP	Through Hole	85 °C	-40 °C
Texas Instruments SN74AC374DWR	Non-Inverted Tri-State	1	20-SOIC			D-Type	8	4 çA			Standard	6 V	2 V	Positive Edge	155 MHz	4.5 pF		24 mA	20-SOIC	Surface Mount	85 °C	-40 °C	0.295 in	7.5 mm
Texas Instruments CD74AC374M	Non-Inverted Tri-State	1	20-SOIC			D-Type	8	8 ÁA	125 °C	-55 °C	Standard	5.5 V	1.5 V	Positive Edge	125 MHz	10 pF	10.8 ns	24 mA	20-SOIC	Surface Mount			0.295 in	7.5 mm
Texas Instruments CD74AC374ME4	Non-Inverted Tri-State	1	20-SOIC			D-Type	8	8 ÁA	125 °C	-55 °C	Standard	5.5 V	1.5 V	Positive Edge	125 MHz	10 pF	10.8 ns	24 mA	20-SOIC	Surface Mount			0.295 in	7.5 mm
Texas Instruments SN74AC374PWR	Non-Inverted Tri-State	1	20-TSSOP			D-Type	8	4 çA			Standard	6 V	2 V	Positive Edge	155 MHz	4.5 pF	9.5 ns	24 mA	20-TSSOP	Surface Mount	85 °C	-40 °C	4.4 mm		0.173 in
Texas Instruments SN74AC374PW	Non-Inverted Tri-State	1	20-TSSOP			D-Type	8	4 çA			Standard	6 V	2 V	Positive Edge	155 MHz	4.5 pF	9.5 ns	24 mA	20-TSSOP	Surface Mount	85 °C	-40 °C	4.4 mm		0.173 in
Texas Instruments SN74AC374NSRE4	Non-Inverted Tri-State	1	20-SOIC	5.3 mm	0.209 "	D-Type	8	4 çA			Standard	6 V	2 V	Positive Edge	155 MHz	4.5 pF	9.5 ns	24 mA	20-SO	Surface Mount	85 °C	-40 °C

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

Distributor	Package	Quantity	$

Digikey	Cut Tape (CT)	1	$ 0.92
		10	$ 0.81
		25	$ 0.76
		100	$ 0.62
		250	$ 0.57
		500	$ 0.49
		1000	$ 0.39
	Digi-Reel®	1	$ 0.92
		10	$ 0.81
		25	$ 0.76
		100	$ 0.62
		250	$ 0.57
		500	$ 0.49
		1000	$ 0.39
	Tape & Reel (TR)	2000	$ 0.30

Description

General part information

CD74AC374 Series

The eight flip-flops of the ’AC374 devices are D-type edge-triggered flip-flops. On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels set up at the data (D) inputs.

Documents

Technical documentation and resources